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Chapter 1
Introduction
Consider the series 0, 1, 2, 3. . . . What is the
next term? A good guess is 4. But the formula
n +
1
24
n(n − 1)(n − 2)(n − 3)
also generates a series that begins 0, 1, 2, 3. . . In
this case the series continues, not 4, 5, 6. . . but 5,
10, 21. . .
Martin Gardner
New Mathematical Diversions [1].
Since ancient times people have attempted to understand nature in order to discover the fundamental
laws that govern our universe. The hope that all observations could fit into one simple model has not yet
been justified: the more we learn about this world, the theories needed to describe it become increasingly
sophisticated.
Modern science has experienced a true revolution over the last 200 years. Until the beginning of the
19th century, very little was known about the basic structure of matter and its fundamental forces. An-
cient Greek philosophers suggested the existence of indivisible pieces of matter, so-called atoms (from
Greek ατoµoς= atomos), but for many centuries this theory remained speculative. In 1897 J. J. Thom-
son discovered the electron by observing the cathode rays emitted from a hot filament. He demonstrated
that these rays can be bent by a magnetic field and suggested that this was a stream of charged particles
that he called corpuscules. This was soon followed by the discovery of the proton, neutron, positron
and so on. By the mid 1960s, more than a hundred elementary particles were already known. Their
embarrassingly large amount suggested that a more fundamental classification was necessary.
At present, the established theory of elementary particles and their interactions is called The Standard
Model (SM). According to the SM, all matter consists of just three kinds of elementary particles (and
their anti-partners): leptons, quarks and force mediators.
Symmetries in Nature
One of the fundamentals of modern physics is the notion of conserved quantities. Our intuition sug-
gests that nature respects a certain class of symmetries. For example, we know from daily life that the
outcome of identical experiments should be the same regardless of place, time or orientation in space.
In fact, to each of these symmetries a corresponding conservation law can be assigned. In 1918 the
German mathematician Emmy Noether published her famous theorem [2] in which she formalized the
link between conservation laws and continuous symmetries.
1
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Furthermore, we intuitively agree that a mirror image of a valid physical process should also be a valid
physical process. This is known as the parity symmetry (P). Other examples of discrete symmetries are
the time reversal symmetry (T) and the charge conjugation symmetry (C). These were accepted to be
true symmetries for all processes in nature. There was such a firm belief that physics laws ought to be
invariant under these transformations, that the validity of this assumption was never actually verified.
CP–Violation
A paradox, known as the “Theta-Tau Puzzle”, arose in in the early 1950s of the past century [3]. Two
newly discovered mesons, called θ+ and τ+, were identical in every respect (mass, charge, spin and so
on) except their decays (θ+ decays into two pions and τ+ into three pions), this suggested that they had
different parities.
Yang and Lee proposed that θ+ and τ+ are in reality the same particle (nowadays known as K+), and
that P is simply not conserved in one of the decays. This suggestion was confirmed by the experiment
conducted by Chien-Shiung Wu on radioactive Cobalt 60, in which P was shown to be violated in weak
interactions [4]. These results were published in 1957.
In the article published in the same year Lev Landau put forward the argument [5] that if θ − τ
were not the same, the lifetime difference in neutrino involved decays should be observed. This was
not experimentally confirmed and he concluded that it was indeed a unique particle. Therefore, he
indirectly demonstrated that P was violated in weak interactions. To restore the broken parity symmetry,
he introduced a new Charge-Parity (CP) transformation (a combination of C and P). For a number of
years this transformation was believed to hold in all interactions.
However, in 1963 Cronin and Fitch reported a weak CP-violation observed in neutral kaon (K0)
decays [6]. Later it was also shown for the first time that CP makes a distinction between matter and
antimatter. For a long time this phenomenon had remained an unresolved issue until M. Kobayashi and
T. Maskawa proposed a mechanism describing CP-violation in 1973 [7].
In fact, it is currently believed that CP-violation is a factor responsible for the existence of the universe
as we know it. It was stated in 1967 by Andrei Sakharov [8] as one of the three necessary conditions
for baryogenesis1. However, the amount of CP-violation discovered thus far is too small to describe the
matter-antimatter asymmetry observed in the universe and more CP-violation sources are required.
B-Factories
For many years, neutral kaons was the only particle system for CP-violation studies. After the bottom
quark discovery it was pointed out that neutral B-mesons can also be used for research into CP-violation.
To enable the study of these systems, so-called ‘B-factories‘ were constructed: the BaBar [9] experiment
in California and the Belle in Japan [10]2.
Both experiments are carried out using a similar premise. For example, the Belle detector is located at
the interaction region of an e−/e+ collider, called KEKB. The collider is tuned to have a center of mass
energy of
√
s=10.59 GeV, which corresponds to the Υ(4S ) resonance (a bb¯ bound state). This energy
is only slightly more than twice the mass of B0,±-meson, such that Υ(4S ) decays almost exclusively to
a pair of BB¯ (with a branching ratio higher than 96 %). The use of e−/e+ provides a clean measure-
ment environment since the energies of colliding particles are well-known and a high signal to noise
1 There conditions are: (1) Existence of at least one barion number violating process. (2) Existence of C- and CP-violating
processes. (3) Interactions outside of thermal equilibrium.
2 Further in the text we address only the Belle experiment, since this is the topic of the present thesis.
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ratio could be achieved1. The beam energies are asymmetric giving a non-zero total momentum to the
resulting BB¯ states (Lorenz boost); this allows for a better spatial separation of different B-meson decay
modes.
B0 and B¯0 can decay to a common CP-eigenstate fCP, where the transition is dominated by the
b → cc¯s process. If CP-violation does take place in this case, it can be characterized by the decay rate
asymmetry:
A(t) =
Γ(B¯0 → fCP) − Γ(B0 → fCP)
Γ(B¯0 → fCP) + Γ(B0 → fCP)
where Γ(B¯0, B0 → fCP) is the rate for B0 or B¯0 to fCP at a proper time t after production.
For the case, then the fCP = J/ψKS or fCP = J/ψKL , which are by construction both CP-eigenstates,
the results of the CP-violation observation measured by the Belle detector are presented in Figure 1.1.
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Figure 1.1: CP-violation observation in Belle for the case then one of the BB¯ mesons decays into the following
CP-eigenstates: J/ψKS (left) and J/ψKL (right). Information about which one of the B-mesons decayed into the
fCP is extracted from the complimentary B-meson (tag) decay, which is marked in red for the B0 tags and in blue
for the B¯0 tags [11].
During the operation of the detector until its final shutdown in 2010, the total integrated luminosity
reached 1 ab−1. Belle accomplished its main mission, which was the experimental verification of the
Kobayashi and Maskawa proposal explaining the CP-violation mechanism. This experimental result
was explicitly recognized by the Nobel Prize in Physics in 2008. Along with CP-violation observations,
1 Other options, like to use protons, are more complicated: a proton, being a composite particle, has its kinetic energy shared
by three quarks. Therefore, only an unknown fraction of the proton energy is available for a quark–quark collision, which
effectively takes place.
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Belle also made important discoveries in charm physics, τ-lepton physics, hadron spectroscopy and so
on [11].
Belle Upgrade
For precise measurements of CKM1elements and for testing physics beyond the SM more statistical
data is needed than has been thus far collected. Therefore, the Belle experiment is currently shut down
for an upgrade.
From an accelerator point of view, this translates to the need for a luminosity increase. The planned
upgrade of the KEKB (called SuperKEKB) entails two main strategies to achieve this goal: current
increase and beam focusing. In total the expected luminosity will be increased by a factor of 40.
To cope with the increased background and the increased event rate a new detector, called Belle II,
is being built. The upgraded central Silicon Vertex Detector (VXD) is among the main features of
Belle II. For better spatial resolution, two additional layers of pixel detectors are planned together with
the existing four strip layers of the VXD. For the implementation of the Pixel Detector (PXD) DEPFET
technology was chosen, which has an excellent hit resolution and low material budget. Further details
of this upgrade will be given in the next chapter.
The Presented Work
This thesis is devoted to the development of the Front-End readout of the PXD for Belle II; namely the
Data Handling Processor (DHP) and its test environment. The DHP is a sophisticated All-Silicon Integ-
rated Circuit that controls the PXD readout. Its second purpose is to reduce the data rates produced by
the detector, which is achieved by discarding all data that does not contain a signal (zero-suppression).
To do this efficiently, data have to be corrected for common mode noise and residual fixed pattern noise.
To further reduce the quantity of data, an external trigger is applied. Thus, the generated ∼3 Tbps of
data can be reduced to 60 Gbps, which is limited by the bandwidth of all output links of the detector.
The chip is designed to meet the Belle II design specifications, i.e. to be radiation hard, to support up
to 3 % of the data occupancy2and to have a high speed output link capable of transmitting the data over
about 15 meters.
To meet the design goal, the chip underwent several steps of parameter space optimization and eval-
uation of radiation hardness. Furthermore, the chip was tested using a new specially designed test
environment: a PXD module prototype, including all elements expected to be present in the detector,
whilst being scaled down in channel count, i.e. a “full scale module prototype”. Finally, the prototype
operation was tested during the DESY test beam campaign in Hamburg, confirming that the initial goals
have been achieved.
The thesis is structured as follows:
• Chapter 2 introduces the Belle II detector and its main elements. It also discusses upgrade related
challenges, such as increased background and its influence on the detector implementation.
• Chapter 3 provides a detailed description of the new PXD and DEPFET technology. The PXD
concept, geometry, readout technique and each steering element are presented.
• Chapter 4 introduces the DHP chip and discusses the related conceptual challenges. Furthermore,
the proposed solutions are discussed.
1 Cabibbo-Kobayashi-Maskawa matrix.
2 That means that in the worst case scenario one can expect up to 3 % of pixels will contain signal information. However, this
signal is mainly due to background and further offline processing to extract relevant physics events is necessary.
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• Chapter 5 discusses the chip optimization, which is needed in order to satisfy the Belle II re-
quirements.
• Chapter 6 presents the full scale module prototype of the PXD containing the full readout chain.
It is followed by its performance evaluation and first test results.
• Chapter 7: discusses some aspects of the technology radiation tolerance. The evaluation of the
potential risks and the implemented mitigation techniques are presented.
• Chapter 8 summarizes the presented work and gives an outlook on the steps still needed to build
the PXD.
Parts of the work were previously published [12, 13].
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Chapter 2
Belle Upgrade
The operation of the Belle experiment has stopped since 2010 for the upgrade of the KEKB accelerator
and the Belle detector. A schematic representation of SuperKEKB including the Belle II position is
sketched in Figure 2.1. In this chapter, a general description of the new experiment is given.
e+ 4 GeV
e- 7 GeV
Figure 2.1: SuperKEKB collider and the position of the Belle II.
2.1 SuperKEKB
Within the scope of the current upgrade, the KEKB accelerator will be replaced by its upgraded version,
SuperKEKB, whose planned luminosity will be about 40 times higher than the initial one 1. This will be
mainly achieved by an increase of the beam currents (3.6/2.6 A in LER2/HER3 against initial 1.64/1.2 A)
and by using the so-called Nano-beam scheme, in which the beam width is squeezed in one direction,
thus increasing the interaction probability.
The beam-beam asymmetry was decreased from 3.5/8 GeV to 4/7 GeV [14] to solve the problem
of an emittance growth due to high intra-beam scattering (see Section 2.3), which appears in the new
1 2.11×1034 cm−2s−1 reached in June 2009
2 Low Energy Ring
3 High Energy Ring
7
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Nano-Beam scheme. The smaller beam asymmetry will induce about 30 % poorer vertex resolution.
However, this is planned to be compensated by the new detection system.
2.2 Belle II
Figure 2.2 presents the Belle II detector. Typically used for collider experiments, Belle II follows an
onion-like structure, covering almost the whole solid angle. As previously mentioned, Belle II is an
upgraded version of the Belle detector adapted to support higher background event rate and having
higher radiation hardness. A superconducting solenoid located in the inner volume of the detector
provides a magnetic field of 1.5 T to bend the tracks of the charged particles.
A short description of its main subdetectors is presented below:
• Silicon Vertex Detector (VXD). To enhance B and KS vertices spatial resolution, which are
produced near the PXD volume, the four layers of the Double-Sided Silicon Strip Detector (SVD)
existing in the Belle design are completed with two layers of the Pixel Detector (PXD). A detailed
description of the new PXD is given in Chapter 3.
• Central Drift Chamber (CDC). The CDC starts just after the SVD and extends to a larger radius
than Belle previously had. CDC is the central tracking device, measuring the charged particles’
track position and their momenta. The measured dE/dx is also used for particle identification.
The CDC also provides a fast trigger for charged particles.
• Particle Identification System (PID). The PID consists of the Time-Of-Propagation Detector
(TOP) and Aerogel Ring Cherenkov Detector (ARICH). Both detectors use the Cherenkov effect
for particle identification, especially for separation of kaons from pions.
The Cherenkov effect can be resumed as follows: a particle flying though a medium faster than
the speed of light in this medium induces a light cone along its track. The opening angle θ of this
cone depends on the medium refraction index and the particle velocity according to the following
equation:
cos θ =
1
nβ
Cherenkov photons are then collected by UV–sensitive photomultipliers; their positions and ar-
rival times are then registered for further evaluation.
• Electromagnetic Calorimeter (ECL). The ECL encloses the PID and consists of an array of CsI
scintillators. It is used to detect and measure the precise energy of electrons and photons.
• KL and muon detector (KLM) is the outermost Belle II subdetector. The KLM has a sandwich
structure of alternating resistive plate chambers (RPC) and iron plates. The KLM distinguishes
between muons and KL using their respective signal signatures: a muon, having a low interac-
tion cross section, creates a clear localized signature, whereas a KL produces hadronic showers,
leaving larger clusters.
8
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Electron (7GeV)
Positron (4GeV)
Central 
Drift Chamber (CDC)
Vertex Detector
2 layers DEPFET (PXD)
4 layers DSSD (SVD)
Berillium Pipe
Particle 
Identification (PID)
EM Calorimeter 
(EMC)
Muon Detector
(KLM)
Figure 2.2: Belle II detector 3D representation, with indication of its main elements. This picture is designed by
the Belle II Collaboration.
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2.3 Belle II Background
Belle Belle-II
Figure 2.3: Comparative example of the background situation in Belle and Belle II experiments [14]. In the
Belle II scenario, the increase of the background will make the zero suppression and the region-of-interest search
non-trivial.
As mentioned above, the luminosity increase will be accompanied by a higher background level.
Figure 2.3 represents an example of the background increase relative to Belle for a typical physics
event. As one can see, the background will be by far the dominant data source of Belle II. It is very
important to evaluate this effect for stable detector operation. In particular, the PXD is the most affected
element, since it is the closest detector relative to the interaction point.
The expected background depends greatly on the implemented beam optics. In this section the main
background sources are presented, and their latest simulated estimations are given. This information
is relevant for the data processing logic optimization, which is implemented in the Data Handling Pro-
cessor of the PXD. A detailed discussion about this optimization is presented in Chapter 5.
One can classify the background sources in the following way [15]:
• Beam-Gas scattering, or the scattering of the beam on residual gas. This effect is proportional to
the product I × P (beam current × gas pressure). It results in Bremsstrahlung (energy loss due to
photon emission) and Coulomb scattering (particle direction change).
• Touschek effect is an intra-bunch scattering. This effect is inversely proportional to the beam size
and scales with E−3. Therefore, the contribution from the LER dominates. Large angle Coulomb
scattering causes an exchange of energy between the longitudinal and the transverse motion of
the particles. Scattered particles leave the nominal beam orbit and hit the vacuum chamber and
magnet walls. The resulting secondary shower particles can reach the PXD.
• Radiative Bhabha scattering, or e+e− scattering. In this case most of the scattered e+e− are lost
very far downstream from the IP and are unlikely to produce particles that back-scatter into the
detector. However, the emitted photons hit the downstream beam pipe and magnets, generating
neutrons. This is the largest neutron background for the PXD (see Chapter 7).
10
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• Two-photon Radiation (QED): low momentum electron-positron
pairs are produced via the two-photon process e+e− → e+e−e+e−;
it is one of the largest contributors to the background. e+
e-
e+
e+
e-e-
• Synchrotron Radiation (SR). The SR is proportional to I · E2 · B2 (the beam current multiplied by
the beam energy squared multiplied by the magnetic field squared). This background is mainly
localized in the plane of the e+e− ring.
All background sources have a non-uniform contribution for both angular (φ) and longitudinal (z) dir-
ections; furthermore, the external layer of the PXD will see lower background as it is further away
from the interaction point. A summary of their radial distributions and total occupancies per layer are
presented in Figure 2.4 (SR excluded) and Table 2.1 [16]).
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Figure 2.4: (Top) Background occupancy main contributors. The influence of the SR was not thoroughly in-
vestigated by the Belle II Collaboration at the time of writing this chapter. However, it is expected that the SR
will be relevant only for the first layer of the detector for the plane situated in φ=0. (Bottom) The background
occupancy (in %) radial distribution (SR excluded) for the internal (Layer 1) and the external (Layer 2) PXD
layers. [16]
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Background (in %) Source Layer 1 Layer 2
Two-Photon QED 0.69 0.24
Synchrotron Radiation1 LER (0.6±0.15)2 0.0
Synchrotron Radiation3 HER (0.5±0.3) 2 0.0
Touschek LER 0.25 0.18
Radiative Bhabha HER 10−3 10−3
Radiative Bhabha LER 10−4 10−4
Touschek HER 0.0 0.0
Beam-Gas Coulomb LER 0.0 0.0
Beam-Gas Coulomb HER 0.0 0.0
Total 2.05±0.35 0.42
Table 2.1: Latest PXD background occupancy summary presented by the Belle II Collaboration [16, 17].
1 LER: for the half ladder at φ = 0.The occupancy in the other ladders can be neglected. Source: Y. Soloviev [17].
2 Preliminary results with high uncertainty due to low statistics.
3 Available data shows that SR radiation background from HER is distributed roughly uniformly over all PXD ladders (mostly
scattered photons). Y. Soloviev [17].
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DEPFET Pixel Vertex Detector
This chapter is about the Pixel Detector (PXD), which consists of two layers of radially distributed
sensors based on DEPFET technology. The chapter starts with general considerations as well as the
detector concept, followed by a more detailed description of the main parts.
3.1 Detector Resolution
The key point of the PXD is precise reconstruction of the secondary decay vertices in order to distinguish
them from the primary ones [18]. This distinction can be made in the following way: a reconstructed
particle track is extrapolated back to its origin. If the resulting distance to the interaction point is
significantly larger than the detector resolution, it is likely that this particle does not originate from the
primary vertex. To satisfy the required precision, which is in the order of several tens of microns, it is
important to optimize the total spatial resolution σtot of the detection system.
σtot is limited by the detector resolution error σdet (geometry dependent) and the multiple scattering
error σMS . σtot can be approximated by [18]:
σ2tot = σ
2
det + σ
2
MS (3.1)
with
σ2MS =
∑
(R j∆θ j)2
where ∆θ j is the scattering angle, while traversing detector layer j with radius R j1; ∆θ j is approximately
given by:
∆θ j =
0.0136
p[GeV/c]
√
∆X j
X0
[
1 + 0.038 ln
(
∆X j
X0
)]
(3.2)
for the material of thickness ∆X j with a radiation length X0.
Figure 3.1 depicts a situation with two detector layers, as is envisaged in PXD2. In this case, the
detector resolution error σdet is a quadratic sum of two layers’ resolutions projected on the beam axis
σOne and σTwo:
σ2det = σ
2
One + σ
2
Two
As depicted, σOne is obtained from the intrinsic resolution error of the first detector layer σ1 by
projecting it to the beam axis and assuming σ2=0. Correspondingly, σTwo is a projection of the σ2
assuming σ1=0.
1 In case of a single detector, the outermost layer contribution would have been not relevant.
2 Two dimensional simplification.
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Figure 3.1: The total detector resolution is a quadratic sum of σOne and σTwo, which are respective projections on
the beam axis of the intrinsic layer resolutions σ1 and σ2, as is presented in the figure.
Furthermore, from simple geometrical considerations it follows that:
σOne = σ1
(
r2
r2−r1
)
σTwo = σ2
(
r1
r2−r1
) (3.3)
Here r1 and r2 are the inner and outer layers’ radii.
Several conclusions can be drawn from Equations (3.1) to (3.3) to minimize the σtot:
1. The position r1 of the first detector layer should be as close to the interaction point as possible.
2. The distance between layers r2 − r1 should be maximized.
3. Intrinsic spatial resolutions σ1 and σ2 should be small, especially σ1.
4. The material budget of the detector, especially for its first layer, should be minimized.
Using these criteria, the detector was optimized. Simulation results show [14] that for the proposed
geometry (see Section 3.2) the total PXD resolution is estimated to be σtot ∼20 µm.
3.2 Overall Structure of the Detector
In Figure 3.2 a 3D model of the DEPFET Pixel Vertex Detector (PXD) is portrayed. It consists of two
layers of independently controlled modules arranged around the beam pipe (with 10 mm radius). The
inner layer is situated 14 mm away from the Interaction Point (IP) and has 8 modules with a Sensitive
Area (SA) of 90 mm×12.5 mm; the outer layer is 22 mm away from the IP and has 12 modules with a
SA of 124 mm×12.5 mm. Figure 3.3 presents the PXD mechanical prototype.
Each PXD module is an all-silicon sensor with its control and readout ASICs1 directly bump-bonded
on the module edges around the sensitive area. To shorten the readout period, modules are split in the
middle; each half is separately steered by two independent sets of ASICs, thus each module represents
two separate half-modules mechanically attached to each other. An example of this kind of half-module
is shown in Figure 3.4; the related ASICs are situated outside the SA. Per half-module there are six
Switcher chips responsible for the matrix control; they are situated on the 2 mm wide side-balcony.
1 ASIC is the standard abbreviation for Application Specific Integrated Circuit.
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Figure 3.2: Isometric and front view projections of a 3D model of the detector (courtesy of Hans Krüger).
Figure 3.3: The mechanical mock-up with dummy modules of the DEPFET PXD (prepared by the MPI Munich).
Outside the SA an additional 25 mm wide balcony is foreseen to host other sets of ASIC: four Drain
Current Digitizer (DCD) chips and four Data Handling Processor (DHP) chips.
The SA is reduced to 75 µm thickness using an anisotropic etching technique [19] to minimize track
deviation of crossing particles due to multiple scattering. The balcony and end-of-stave regions have an
original silicon wafer thickness (about 400 µm) to provide better mechanical stability.
The SA is an array of 1000×192 pixels implemented using DEPFET technology (Section 3.3). All
drains of pixels belonging to a single column are connected together. The readout of the SA is done
row-wise by Switcher chips. The DCD chips digitize drain currents coming from the pixels and the
DHP chips pre-process the data and reduce their volume by suppressing pixels with a signal below a
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predefined threshold. The produced zero suppressed data is sent to the detector’s back-end electronics
through a flexible Kapton®1 cable attached to each module.
SWITCHER
Active area
DHP
DCD
Kapton link
Figure 3.4: A sketch of the half-module structure with bump-bonded ASICs (Switcher, DCD and DHP chips)
and their arrangements. The slow control, fast synchronization signals and the serial links of the DHP chips
are connected to the back-end electronics via a flexible Kapton® cable, which is mechanically attached to each
module.
3.3 DEPFET Principle
The original paper published by Kemmer and Lutz in 1987 [21] proposed using either MOSFET or JFET
technology for a new detector concept, which will be described below. These concepts were known
under the names DEPMOS and DEPJFET respectively. This convention was later abandoned and both
implementations are now known under the generic name DEPFET (DEpleted PFET or DEPleted FET
depending on publication). Historically, JFET was the preferred option. However, for the Belle II design
JFET technology was abandoned in favor of MOSFETs due to feature size issues [22].
Typically, a DEPFET pixel is a PMOS transistor situated on a high-ohmic bulk. Using the sidewards-
depletion technique [23] (see Section 3.3.1 for details) the bulk is depleted in such a way that a potential
minimum for electrons can be created in the region close to the transistor’s channel (Figure 3.5). An
additional n+ implantation deposited right beneath the gate of the transistor generates an extra positive
space charge, whilst being depleted, additionally confining the minimum in the x-axis. This implant-
ation together with the sidewards-depletion creates a global spatial potential minimum for electrons in
the pixel’s surrounding neighborhood. The deep–n implantation is called the pixel’s internal gate (for
reasons described below).
1 Kapton® is a polyamide film developed by DuPont that can remain stable in a wide range of temperatures, used (among
others) in flexible printed circuits designs [20].
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Figure 3.5: The DEPFET principle. The top view is presented to show how all the steering contacts of a pixel are
arranged relative to each other. Furthermore, a cross-section in the direction of the source-gate-drain is presented;
one sees the internal gate of a DEPFET relative to the external transistor gate. On the right, the voltage distribution
inside bulk below the gate is drawn; the voltage maximum (the potential minimum for electrons) is situated in the
internal gate region. Free electrons will drift and stay there.
Charged particles and absorbed photons leave a certain number of e–h pairs in the depleted bulk.
The electric field present in the depleted bulk prevents their recombination: holes are attracted to the
bulk back-side that is connected to a negative potential. Electrons in turn are collected in the potential
minimum, i.e. in the internal gate.
The presence of trapped electrons near the P-channel influences its configuration and, consequently,
the drain current. This explains the name ’internal gate’: similar to a regular FET gate, it also controls
the transistor’s drain current. The stronger the coupling is (i.e. the closer the gate and the channel are),
the stronger the influence is.
For the internal gate, the figure of merit is its charge referred transconductance gq, which describes
the sensitivity of the drain current Ids to the change of the charge collected in the internal gate Qi:
gq =
∂Ids
∂Qi
=
gm
Ce f f
[nA
e
]
(3.4)
It is equal to the Vgs referred transistor transconductance gm = ∂Ids/∂Vgs divided by the effective
oxide capacitance Ce f f [21].
In the transistor saturation region, which is the normal working regime of DEPFET devices, the gq
can be expressed as a function of L and W (the length and the width of the channel):
gq ∝
√
Idstox
L3W
(3.5)
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The parameters tox (gate oxide thickness), L and W (length and width of the gate) are purely geomet-
rical and purely technology dependent. By increasing Ids, gq can be varied to some extent during the
operation. In the saturation regime, the drain current of a MOSFET transistor is virtually independent
of Vds and equal to:
Ids = 1/2
W
L
µC′ox
(
Vgs − Vth
)2
(3.6)
with C′ox and Vth being the oxide capacitance per unit area and the threshold voltage respectively. Thus,
the gate voltage Vgs change is needed to influence the drain current during the operation.
DEPFET is an excellent concept for building elementary particle detectors, thanks to its large Signal-
to-Noise Ratio (SNR).1 The FET transistor of a DEPFET pixel provides an in-pixel pre-amplification of
the charge collected in the internal gate, thus avoiding any additional parasitic capacitance that can be
found in hybrid pixel detector front-ends[21]. An excellent SNR=96±4 has been reported for a meas-
urement of the 6 keV kα line of the Fe55 at room temperature with a shaping time of 10 µs [24].
Furthermore, the readout of DEPFET pixel is non-destructive: the same collected charge, stored in
the internal gate, can be read several times.
3.3.1 Sidewards-Depletion Technique
Sidewards-depletion was invented by E. Gatti and P. Rehak [23] as a technique to run semiconductor
drift chambers.
Using this technique, the depletion zone grows laterally into the bulk, as shown in Figure 3.6. The
voltage needed to deplete the whole volume is four times smaller than that needed for regular depletion.
This is explained by the fact that sidewards-depletion grows from both sides, therefore, the effective
depletion depth is twice as small.
As in the case of p+n junction, the depletion zone starts to grow on the border between the p+ and n
zones, parallel to that border. When two depletion zones are thick enough, they merge. With a small
further increase, the total depletion situation is reached.
Another important detail that makes this method so special is the voltage profile, which is orthogonal
to the wafer surface. In the previous picture, the upper and bottom planes are connected to the same
potential. It is clear that even in this case, the potential in the bulk in between cannot be constant: it is
forbidden by Gauss’ theorem as the depleted bulk is charged. To understand the potential profile shape,
it is sufficient to solve the Poisson equation with corresponding Dirichlet boundary conditions:
∆ϕ =
ρ
εε0
ϕ|side = 0
ϕ|top = ϕtop
ϕ|bottom = ϕbottom
(3.7)
1 The signal left in the bulk by a charged particle is typically around several thousand electrons. To be detected it has to
be amplified. It is particularly important to have the first amplification stage as clean as possible, since it has the highest
contribution to the SNR.
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Figure 3.6: Sidewards-depletion principle. The depletion zone increases similarly to the conditions in a planar
situation. However, the growth goes in a lateral direction, parallel to the p+ contacts. With a further voltage
increase, the two depletion zones merge and then, finally, the bulk is totally depleted.
In the regions far from the sensor edge, where side effects are negligible, this equation reduces to one
dimension:
ϕ = ϕ(z)
∆ =
d2
dz2
(3.8)
In this case, Equation (3.7) can be easily solved analytically and the solution takes the following form:
ϕ(z) =
eND
2εε0
z(d − z) + z
d
(ϕbottom − ϕtop) + ϕtop (3.9)
It is an inverted parabola reaching its maximum in the interval (0,d), whose depth depends on the doping
concentration ND. The maximum position depends on the difference between the top and the bottom
potentials; it is equal to:
zmin =
d
2
+
εε0
eNDd
(ϕbottom − ϕtop) (3.10)
By setting the appropriate voltage difference, the maximum position can be fixed at any point between
two planes. This is the case of the DEPFET sensor: the voltage applied to the bottom of the substrate
is very different relative to the top, such that this maximum is situated very close to the PMOS channel.
This situation is presented in Figure 3.7
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Figure 3.7: Potential position depending on the applied top and bottom voltages.
The Clear Contact
A DEPFET pixel is a dynamical system. The internal gate, while having a limited capacity, continuously
gets filled with thermally generated electrons. Once totally filled, it stops attracting electrons.
A regular refreshment procedure should be executed to maintain the device in its working state. This
is the so-called ’Clear’ process. In order to clear, an additional n+ implantation1, called ’Clear’, is
situated close to the pixel (Figure 3.8) perpendicular to the drain-source direction.
To avoid competition in detection collection between the internal gate and the Clear contact during
device operation, the Clear is embedded in an additional deep p-well. While depleted, the p-well gets
negatively charged; this negative charge halo serves as a potential barrier repelling electrons during the
charge collection period.
To remove electrons from the internal gate a short and high positive voltage pulse is applied to the
clear contact. Via the punch-through mechanism [25] an electrically favorable path is created between
the Clear and the internal gate. The electrons are then removed by drift as presented in Figure 3.8.
As reported by Sandow et al. [26], the clear operation can be as short as 10–20 ns, however the clear
voltage should be 14 V high or more. The dependency between the clear voltage and the clear time is
depicted in Figure 3.9.
The Clear-gate
The Clear process has for a long time been an issue for the DEPFET technology, being a timing bottle-
neck. To speed up the Clear process an additional gate (called clear-gate) between the Clear implantation
and the internal gate has been added as depicted in Figure 3.8. It can lower the potential barrier created
by the P-implantation surrounding the Clear contact; making the electrons’ removal easier. First intro-
1 the n+ is necessary to provide the ohmic contact between the metal connection and the semiconductor
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Figure 3.8: The DEPFET clear mechanism. During the clear operation, the potential of the clear contact is raised,
as shown in plots (1)-(3). When the Vclear is high enough, the potential barrier between the internal gate and the
Clear implantation disappears and the collected electrons can be removed from the internal gate by drift.
Figure 3.9: Pedestal reset noise depending on the clear pulse’s duration. The measurement was based on the fact
that after a complete clear the drain current is equal to its pedestal value regardless if the signal was detected
before or not; hence the spread should decrease down to its plateau value while the clear pulse gets longer [26].
For high enough clear_on voltage, the clear pulse can be shorter than 20 ns.
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duced in 2004 in the PXD4 DEPFET design 1, it was initially foreseen to activate this contact during the
clear phase. However, this appeared to be not fast enough and added more complexity to the readout.
This contact is now controlled using a similar but more advanced technique, where the contact is not
actively controlled by the steering logic but activated passively through the capacitive coupling with
the Clear contact. This allows the fast charge removal without increasing the readout complexity. This
technique is called the Capacitive Coupled Clear Gate (CCCG).
3.3.2 DEPFET Electrical Model
From the electrical operation point of view, a DEPFET pixel can be considered as a FET with two gate
electrodes operating in parallel. Its electrical equivalent is sketched in Figure 3.10.
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Figure 3.10: (left) DEPFET pixel equivalent circuit. A charge collected in the internal gate influences the drain
current in the same way as the regular gate does. This charge can be removed by activating the Clear contact.
(right) Drain currents for different charges collected in the internal gate. Vgs and Vds are kept constant.
Using the small signal approximation a linear dependence between the transistor drain current Idrain
and the charge Qint collected in the internal gate can be written as:
Idrain = I0(Vgs) + gq · Qint (3.11)
with gq being the internal amplification defined before.
The pedestal current is defined as the drain current that flows when no charge is collected in the internal
gate:
Iped = Idrain(Qint = 0) (3.12)
In this case one obtains the collected charge using the following relation:
Qint =
1
gq
(
Idrain − Iped
)
(3.13)
3.3.3 Readout Principles
It is possible to readout the DEPFET at least in two different ways, as is reviewed in [30, 31], i.e using
the voltage or the current driven readouts.
1 The PXD4 is the DEPFET matrix generation optimized for the ILC collider application. The ILC was the first big project
where the DEPFET technology was considered to be used [27]. It still remains one of possible options [28, 29].
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Figure 3.11: DEPFET readout options. Voltage readout (left) and current readout (right) [30, p.31].
Voltage Readout
The voltage driven or the source follower readout is presented in Figure 3.11(left). Here a constant bias
current is applied to the transistor. The output voltage depends on the gates’ configuration (external and
internal ones). In this case the settling time for the output signal can be approximately given by [32,
p. 42] or [31]:
τ = 2.2
CL
(
1 + CgsCgd
)
+ CGS
gm
>
CL
gm
(3.14)
For the long Belle II type matrix the CL is estimated to be around 50 pF and the transconductance gm to
be 50 uS. This yields τ in order of microseconds, which is too slow for Belle II operation1.
Current Readout
Presented by Figure 3.11 (right) the current driven readout has a fixed drain-source voltage. In this case
the settling time does not longer depend on gm but only on the load capacitance CL2 and the input low
resistance of the acquisition electronics Rin
τ = CLRin (3.15)
Additionally, the gate switching time is limited by the driving power of the control electronics (see
Section 3.5); according to estimations [33] it is expected that the gate switching time is ≈5 ns for a
Belle II type matrix.
Using Equation (3.15) with the load capacitance of 50 pF it is enough to have an input resistance of
100 Ω in order to get the necessary value for τ. This is easily achievable by a transimpedance amplifier
design, as described in Section 3.5.
For this reason the current driven readout is chosen for the PXD.
DEPFET Powering
In Figure 3.12 a typical powering necessary to run a DEPFET system is presented. Below the description
of each bias potential is listed.
1 As it will be presented in Section 3.4, the PXD readout is constrained by 100 ns per row.
2 Assuming that CL  CGD and CGS
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Figure 3.12: DEPFET powering with an example of possible voltages set for a DEPFET matrix (PXD6).
• Source. This voltage should be high enough to set the PMOS transistor to the saturation region,
which is the working point of DEPFET devices. It is convenient to set most other voltages relative
to the Source and not to the Ground.
• Drain. Denoted in Figure 3.12 as Vdrain, this voltage is generated by the DCDB chip. It is kept
constant, as required by the Current Readout (Section 3.3.3).
• Bulk. As described by the sidewards depletion technique (Section 3.3.1), to properly bias the
parabolic potential (Figure 3.5), the bulk voltage VBulk, should be set higher than the Source
voltage. The relation between HV, Source and VBulk sets the depth of the potential minimum.
• -HV (Depletion Voltage). This voltage is applied to the backside of the matrix relative to the
ground potential. Together with Bulk potential, its purpose is to deplete the sensor.
• Gate voltages. There are two voltage levels responsible for the gate operation. The VGate,High and
the VGate,Low. The latter is used to activate and read the DEPFET pixel. The drain current (and
the amplification) is defined by the Vgs = VGate,Low − VS ource according to Equations 3.6 and 3.5.
The VGate,High voltage is applied to the gate during the collection period. It sets the PMOS into
the off-state. Additionally, by applying higher voltage relative to source, one locally influences
the potential distribution beneath the gate contact, where the internal gate is situated. This can
make the internal gate more attractive for electrons; in this manner the collection efficiency can
be increased.
• Clear voltages. Similar to the gate voltages, there are two independent clear voltage levels. The
VClear,High voltage defines how fast and efficient the clear process is executed. The Clear is off if
it is set to VClear,Low. The value of the VClear,Low is constrained: if it is set too low it can generate
the electrons’ back emission from the clear contact to the internal gate; if the VClear,Low is chosen
too high the clear contact may become attractive for electrons during the collection period, so that
the charge loss would occur [34].
• Cleargate voltage. This voltage can alter the height of the barrier between the internal gate
and the clear contact as sketched in Figure 3.8. A good setting of this potential fasten the clear
procedure without producing charge losses.
This relatively large set of voltages belongs only to the active area of the sensor. Additionally, there
are also ~7 digital and analog supply voltages needed to run the control ASICs.
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Readout Sequences
In this chapter the readout concept and a résumé of the two most important techniques is presented.
A recent summary of different readout techniques can be found in [35]. The standard technique to
readout the signal of a DEPFET pixel is called Correlated Double Sampling (CDS), which is sketched
in Figure 3.13. It consists of the following steps:
1. The gate of the pixel is switched to the low voltage Vgate,on (PMOS is conducting). After the
current has been settled, the value Isig is sampled, its value is stored in a current memory cell1.
2. The clear contact is connected to the Vclear,high potential. Electrons from the internal gate drift
towards the clear contact. The collected charge is cleared.
3. The drain current is sampled again but it is now free from the contribution of the internal gate.
This is the pedestal current Iped.
4. The value ∆I = Isig − Iped is acquired by subtracting these two currents and then digitized.
1 2 3
Vgate, on
Vgate, o
Vclear, low
Vclear, high
Idrain
integration /
charge collection readout clear CDS
Iped+Isig
Iped
trow
Figure 3.13: Correlated double sampling readout (CDS). Regions 1-2-3 correspond to sample-clear-sample
readout steps [37, p.16].
Another way to acquire the signal is called Single Sampling Technique (Figure 3.14). The first two
steps are the same as the ones from the CDS: transistor is switched on, the current is sampled and then
the collected charge is cleared. In this case the drain current is digitized immediately. The pedestal
subtraction happens in the digital logic. In this case it is assumed that the pedestal has been already
digitized and its value is stable.
The CDS had been for a long time used as the preferred technique because of the immediate pedestal
subtraction: it effectively acts as a high-pass filter and the low frequency noise is suppressed. Addi-
tionally, the dynamic range of the digitizer increases: one digitizes only the signal, since the pedestal
current is subtracted in the analog domain before that. However, subtraction may not be perfect, residual
pedestals still have to be corrected.
Moreover, if the readout speed is of concern, this method is quite constraining: an additional sampling
of the Iped to be subtracted from the Isig considerably increases the best achievable readout interval.
Assuming the clear operation to be much shorter than the sampling, the minimum acquisition period
increases almost by a factor of two. As shown in [37], to fit the necessary 100 ns readout time, this
method should be abandoned to the advantage of the Single Sampling technique.
1 For timing reasons it is preferable to work with currents, while reading the DEPFET sensor, thus the subtraction happens
in timing domain using the current memory cell as intermediate value storage element, whose concept can be found in the
paper published by Hughes et al. [36].
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Figure 3.14: Single sampling readout scheme [37, p.16].
3.4 The DEPFET Matrix
To build a DEPFET pixel detector, the pixels are organized in a matrix. The current structure of this
matrix is presented in Figure 3.15: Drains are connected by columns. Gate and clear contacts are
connected by rows. Rows are steered by Switcher chips, which control the readout.
A typical readout is done in the following steps: at every moment Switcher chip activates one row;
once its drains are digitized, the next row is activated and so on (for details, check Section 3.5). This
row-wise sequencing is called rolling-shutter mode.
The main advantage of this technique is its scalability: it is easy to readout a large matrix with
relatively little electronics. Further, the power consumption is kept low: it scales with the number of
drains and not with the number of rows. However, the main drawback is timing: the longer the matrix,
the slower the readout.
The timing issue was of concern during the design of the Belle II devices. In 20 µs of frame readout
time [14] 1600 row should be digitized. This would result in unmanageable 12.5 ns per row. To relax
the design, the matrix is split in two independently read parts of 2×768 pixels1. To further speedup the
readout, rows are controlled by a set of four in parallel (see Figure 3.15). This results in approximately
100 ns per row. This timing is still tough for Belle II operation but manageable if the Single Sampling
readout technique is used.
3.5 DEPFET Readout Electronics
The Switcher-B Chip
In the context of Belle II, the Switcher chip is called Switcher-B (B for Belle). In the PXD architecture
it is conceptually the simplest ASIC. Designed in 180 nm HV CMOS technology [38], the Switcher-B
chip aims to control the DEPFET matrix by means of providing high-voltage pulses to the clear and
gate contacts for each matrix row.
As already written in the first section of this chapter (Figure 3.4), this chip will be mounted on the
module’s long-side balcony. Each chip is capable to control 32 rows of the matrix. 6 chips are necessary
to steer 192 rows of a PXD module. To do so, the Switcher-B is designed to be used in a daisy chained
way.
1 Slightly decreasing the total number of pixel from 1600 down to 1536.
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Figure 3.15: DEPFET matrix organization. (Strong zoom) Pixels drains are connected column-wise. At every
moment only one row is active, whose pixel drain currents are digitized. (Slight zoom) One logic row corresponds
to four physical rows: every gate and clear line is connected to four matrix rows at the same time in order to speed-
up the readout.
Figure 3.16: Switcher-B layout, photo from the Switcher-B manual [38].
The block diagram of the Switcher-B is sketched in Figure 3.17. It consists of two parts: the low
voltage (logic block), where the control signals are generated and the high-voltage one, which is re-
sponsible for providing the necessary output signals.
The central element of the logic block is a simple 32-bit long shift register (SR): the serin strobe is
sampled and propagated through the SR on every positive edge of the clk. The propagated bits activate
the corresponding gate/clear controlling driver in the high-voltage block. With additionally provided
strG and strC strobes the necessary control sequence (as sketched in 3.13 and 3.14) is generated in the
logic block and serves to control the activated row driver.
The high voltage driver converts the generated logic signal into the high voltage constrained between
two rails: Vgate,low and Vgate,high for the gate driver and Vclear,low and Vclear,high for the clear one.
In spite of the apparent simplicity, the Switcher-B has quite a challenging design, which is needed to
fulfill the following constraints:
• As reported by [26], the output channels has to support up to 20 V. Therefore. a high voltage
CMOS technology has to be used. The logic low voltage part of the chip must be electrically
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Figure 3.17: Switcher-B block diagram. The shift register controls the high voltage drivers for each channel. The
serial output of the shift register can be connected to the serial input of the next chip.
decoupled from the output driver blocks. It is implemented by means of fast and low-power level
shifters between these blocks.
• Analog electronics is particularly sensitive to radiation damage. To support 20 MRad radiation,
as estimated by the Belle II Collaboration, special design techniques are used. According to
radiation tests, the chip is expected to sustain at least 37 Mrad [14].
• Fast rise time: the output driver should provide enough current to provide about 20 ns pulse width
for the output load of 50 pF [14].
The Switcher-B has a serial slow control JTAG interface compatible to the IEEE 1149 standard [39].
It provides testability features while integrating the chip to the PXD module. It can additionally alter
default settings for in-chip current sources if necessary [33].
The Drain Current Digitizer
Overview
In the context of Belle II the Drain Current Digitizer (DCD) is called DCDB (again, B stands for Belle).
It is a complex chip aiming to digitize the analog information coming from the detector. Its main block
consists of an array of 512 ADCs1. To each of the 256 input channels belong two ADCs working
alternatively. Each ADC is designed to run at 40 MHz clock frequency and needs 8 clock cycles for one
conversion. This results in 2×40/8=10 Msps per channel or in 20.48 Gbps of the data-rate per chip2.
The output of the DCDB is only 64-bit wide. To cope with this rate it is designed to run at the base
clock frequency of 320 MHz3.
1 ADC stands for the Analog-to-Digital Converter
2 This amount equals roughly to 1 DVD/sec/chip.
3 In reality, it will run in PXD at 305 MHz. This clock will be introduced later in Chapter 4.1.
28
3.5 DEPFET Readout Electronics
Figure 3.18: DCDB photomicrograph [38]. The chip dimensions and pads structure are shown. The DCDB is
designed to be mounted using the bump-bonding to the DEPFET module. The chip has 256 current inputs (bottom
part), 64 digital outputs (upper part) and others (power IOs, slow control etc).
The DCDB is produced using the 180 nm CMOS technology, with dimensions of 5×3.24 mm2 as
presented in Figure 3.18. It has 432 pads in total: 256 analog inputs, 64 digital outputs and others (power,
slow control, sync etc.).
Input Stage
As discussed in Section 3.3.3, in order to fit the Belle II specified timing, a voltage based readout is too
slow; therefore, the current based readout option has been chosen for the design of the DCDB chip.
The main block of the input stage of the chip is a transimpedance amplifier (TIA) shown in the centre
of Figure 3.19, whose detailed description can be found in [40, 41]. Its main purpose is to keep the
voltage on the input constant (i.e. keep the effective input impedance as low a possible) to maintain a fast
settling time in presence of a large input capacitance; herewith the fast acquisition can be achieved. The
output of the TIA is then converted to the current with the help of resistor Rs, as shown in Figure 3.19.
Next, this current is digitized by two 8-bit cyclic current-mode ADCs, working alternatively to speed
up the acquisition. The nominal ADC dynamic range is 16 µA, which is less than the estimated pedestal
current spread for the Belle II-type matrix. To cope with this spread the current can be adjusted in two
ways:
• The global adjustment. The current offset can be globally tuned with two current sources:
NSubIn (before the TIA) and NSubOut (after the TIA). The gain of the receiver can be glob-
ally adjusted being equal to one, two, three and four by setting the feedback resistance RF as
defined by:
GT IA =
R f
Rs
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Figure 3.19: DCDB input stage. The main element is a transimpedance amplifier labeled as Receiver; its gain can
be varied by adjusting the resistor R f . Current sources NSubIn and NSubOut can be set to fit the input into the
ADC’s dynamic range. Additionally the offset of each input channel can be varied locally by using a dynamically
adjustable DAC (in figure on the left side). Two cyclic current ADC’s alternatively sample the input signal; they
can be activated by switches SmpR and SmpL. Source: DCDB reference manual [40] .
• Per channel adjustment. The input can be dynamically adjusted by subtracting the current
produced by two-bit current DACs. These DACs are externally controlled by the signals sent
from the DHP chip.
Readout Modes
The DCDB chip is designed to support both acquisition modes discussed in Section 3.3.3, the CDS and
the Single Sampling techniques.
The default mode is Single Sampling: the current is directly digitized and corrected in the digital
domain by the DHP chip. However it is also possible to switch to the Correlated Double Sampling mode
by applying the switch EnDKSB. In this case, the sampling happens twice: first before the clear: the
value is stored in the current memory cell [41, p. 43], marked in the block diagram as ’Presamp.CMC’.
After that, the sampling is taken for the second time after the clear pulse; the currents are subtracted and
converted by the corresponding ADC.
DHP
Different from the two previously presented ASICs, the Data Handling Processor (DHP) is an almost
entirely digital chip. It is primarily used to reduce data rates produced by the DCD: in its absence
the total rate of 160×20.48 Gbps≈3 Tbps produced by the whole detector would be very difficult to
handle. Moreover, it is actually not feasible to transmit this amount of data to the back-end electronics
due to the serial link bandwidth constraint (Section 3.6). To do the data reduction, the DHP does the
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Figure 3.20: The slow control chain of a PXD half module. As shown by the left-top selection, Switcher-B and
DCDB chips can be excluded from the configuration chain in order to have a faster access to the DHPT 1.0 chips.
data pre-processing consisting of the following steps: triggered frame selection, pedestal subtraction,
common mode correction and zero suppression. Serial formatting is done in order to send the data to
the DHH (Section 3.6) through a specially designed current mode logic serial link.
To correct for the high pixel-to-pixel pedestal spread each DHP sends to the corresponding DCDB
the so-called offset sequence. Furthermore, one of the DHPs situated on the module is responsible for
the control sequence generation for the Switcher-B chips chain, thus steering the matrix.
The DHP design development and optimization is in the focus of this thesis, more details about the
DHP can be found in Chapter 4.1.
Module Slow Control
All ASICs of the PXD have a JTAG-standard [39] slow control configuration interface. In Figure 3.20,
the global chain is presented, where all of all 14 ASICs are included.
Except of the initial boot-up situation, one would rarely need to access the configuration registers of
the Switcher-B and the DCDB chips; for that reason the paths including these chips can be excluded
from the chain by the DHPT 1.0. As is seen in the zoomed area in Figure 3.20 a special switch inside
the DHPT 1.0 is implemented to bypass the chain.
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3.6 Back-end Electronics
Under the generic term Back-end electronics we understand all the electronic blocks belonging to the
PXD, but situated outside of the silicon sensor barrel. These include the Data Handling Hybrid (see
below), data and power link, ATCA OnSen etc. (see Figure 3.21).
Figure 3.21: PXD link. Source: [42, DEPFET Workshop report]
System Clocks
All system clocks are derived from the main RF frequency of 508.887 MHz of the accelerator in order
to remain synchronized. For example, the DHH receives the reduced RF frequency of 127.22 MHz. The
main DHPT 1.0 clock of 76 MHz is obtained by its further multiplication by 6/10.
Data and Power Links
It is estimated that about 15–20 m of cabling is needed to interconnect the PXD detector with the first
stage of the back-end electronics (the DHH, see Section 3.6).
Due to fragility and lack of space near the IP, the PXD modules are connected using a polyam-
ide (Kapton®) cable, which is a flexible four-layer PCB1, specially designed for the PXD. It transmits
the power supply, slow control, synchronization and data signals; the length is estimated to be about
56 cm. On the opposite side it is connected to two patch panels where it is split in two parts as shown in
Figure 3.21.
The first part serves for the digital data transmission; at this point it will be connected to the twisted
pair (TWP) cable, which will be about 15 m long. The DHPT 1.0 serial output links are limited to
1.53 Gbps, which is 20 × 76 MHz base clock frequency provided to the PXD.
The second patch panel is connected to the detector power supply.
1 PCB stands for Printed Circuit Board
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Figure 3.22: DHH prototype. Based on Virtex-6 FPGA, version insertable in ATCA Module.
DHH
The Data Handling Hybrid or DHH is designed as a master module for the four DHP chips mounted on
each half-module. Here is the list of its tasks [43]:
• The galvanic isolation of the DEPFET modules from the external electronics. Due to low
radiation resistance of the commercially available optical modules, each PXD module is connec-
ted electrically to the DHH, which will be situated much further away from the IP than the PXD
modules. Hence, the use of optical transmitter is possible on the DHH. In such a way the DHH
provides the electrical↔ optical signal conversion between the external electronics and the PXD.
• Clock and trigger distribution. The DHH is directly connected to the FTSW1 board developed
by KEK. The internal logic of the DHH decodes trigger and synchronization signals and forwards
them to the DHP.
• Remapping and clustering. Due to complex matrix wiring, the zero-suppressed hit data received
from the DHP chips will differ from the real hit position in the DEPFET matrix. A remapping
procedure can be done on the DHH to correct this. Additionally, it is planned to forward the
data-steam to the DCE3 [44] ASICs installed on DHH to clusterize the data before sending it to
the compute node.
• Module slow control. Each PXD module is steered using the JTAG interface. The DHH receives
JTAG commands from the DEPFET Slow Control Server, reinterprets and executes them using
JTAG player core, which runs on the DHH FPGA.
ATCA System
The DHH sends the data to the ATCA2 system, which consists of several Compute Nodes (CN), placed
in one ATCA shelf (Figure 3.23). At this stage, the PXD data is combined with the strip detector data.
1 FTSW stands for the Frontend Timing SWitch
2 ATCA stands for the Advanced Telecom Computing Architecture
33
Chapter 3 DEPFET Pixel Vertex Detector
Figure 3.23: The ATCA shelf with two Compute Nodes installed [45].
DATCON1 and the high level trigger are used to search for the Regions of Interest2for the further data
reduction. The data is then sent to the data storage server.
1 Data Concentrator
2 The area where the track of interest is expected to be found is called Region of Interest. They are searched with the help of
information coming from other detectors.
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The Data Handling Processor
This chapter is dedicated to the Data Handling Processor chip development. First, an overview of the
chip is given and it is explained in which context it is used in the PXD. Then I proceed with a detailed
description of its elements. Further, implementation aspects are discussed.
Figure 4.1: DHP block diagram. Four DHP chips interact with four DCD
chips; these are necessary to readout one DEPFET matrix of a PXD
half-module.
Figure 4.2: DHP 0.2 on the
wirebond adapter.
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4.1 Overview
The DEPFET matrix consists of 768×250 pixels, corresponding to the logic geometry of 1000 drain
columns × 192 gate rows, as mentioned in Section 3.4. The row sampling frequency is ≈9.5 MHz with
a digital resolution of 8 bits. This corresponds to ≈80 Gbps data rate per half ladder. As described in
Chapter 3.5, the data reduction is necessary on this stage.
The Data Handling Processor (DHP), whose block diagram is presented in Figure 4.1, reduces by at
least a factor of 15 the data rate produced by the DCDB chip. This is achieved in two ways:
1. Trigger selection. The external trigger defines the time regions of interest, whose data is trans-
mitted to the back-end electronics.
2. Zero Suppression. The raw data is preprocessed in the DHP and only the information about non-
empty pixels is selected. To do so, pedestal subtraction, common mode correction and hit-search
are needed.
The DHP chip also steers the readout process on the PXD module, i.e. it generates timing signals and
switching sequences for the DCDB and Switcher-B chips.
(a) DHP 0.1 chip (b) DHP 0.2 chip (c) DHPT 0.1 chip
Figure 4.3: Three test chips submitted for the DHP project. The DHP 0.1 and DHP 0.2 are implemented in IBM
CMOS 90 nm technology. The DHPT 0.1 is implemented using TSMC CMOS 65 nm technolgy.
Currently, three development chip versions have been produced and one production version is sub-
mitted.
• DHP 0.1 (Figure 4.3a). The first test chip, submitted in March 2010, uses the IBM 90 nm CMOS
technology. It measures half of the planned size: 2 mm×4 mm, with only half of the inputs. It has
the basic data processing elements, serial interface and all prototypes of analog blocks, such as
PLL1, the output link CML driver2, ADCs and DACs3.
• DHP 0.2 (Figure 4.3b) is the second chip iteration made after first results obtained from DHPT 0.1
tests. Submitted in October 2011, this full size chip has an improved and complete data processing
1 PLL stands for Phase Lock Loop, see Section 4.3.1 for details
2 CML stands for Current Mode Logic, see Section 4.3.2 for details
3 ADC stands for Analog to Digital Converter DAC stands for Digital to Analog Converter
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chain. The design is targeted to be very close to the final version. This chip is used in the Full-
Scale Module Prototype (Chapter 6.2).
• DHPT 0.1 1(Figure 4.3c). First prototype in TSMC 65 nm. We switched to the CMOS TSMC
65 nm technology since the CMOS 90 nm IBM was not available any more for prototyping and
it would be too expensive to continue using it. This chip contained several independent circuits
such as one PLL, one CML, and one digital test block. In the scope of this thesis, this chip was
used to investigate the radiation sensitivity of the 65 nm technology in order to estimate the digital
error rate during the run of the detector (see Chapter 7).
• DHPT 1.0 (not submitted at the moment of writing this chapter). With some important enhance-
ments and minor corrections, it will have similar data processing as the DHP 0.2 chip. This chip
is planned as the first production chip to be used in the PXD.
The following notation is valid in the upcoming sections: when speaking about the conceptual solu-
tion the simple abbreviation “DHP” is used; if speaking about one of the test chips listed above, its full
name, for example DHP 0.2, is used.
4.2 Data Processing Blocks
The data reduction is the main task of the chip, which is split in several steps, as shown in Figure 4.1.
Below the step-by-step description is presented.
4.2.1 Deserialiser
The 256 input channels of the DCDB chip are organized in 8 double-columns with 32 ADC outputs
each. Each column has one 8-bit wide output link. This makes in total 64 outputs connected to DHP
inputs. The data transmission runs at 305 MHz clock rate.
First, the data is deserialized: the received data is reorganized and written row-by-row into the raw
memory data buffer. For each row 32 DCD clock cycles are necessary. The buffer has a depth of one
frame and is designed as a ring buffer: data that is older than one frame period is overwritten.
This ring buffer serves as a programmable delay element: further data processing starts upon trigger
arrival coming from the outside. The estimated trigger latency is expected to be about 5 µs [14]. This
delay corresponds to ≈50 rows, since each row has 100 ns sampling time. Therefore, this buffer should
be at least 50 rows deep. The current ring buffer can have a maximal depth of 256; it is more than
enough to adjust for any foreseeable latency.
4.2.2 Raw Data
The input values to the DHP chip consist of four components:
Icr,t = S cr,t + Pcr + CMt + Ncr,t (4.1)
Icr,t denotes the DHP raw data amplitude. Indexes c and r stand for logic coordinates of the digitized
pixel, i.e. the DCD column and Switcher row. t stands for time.
S cr,t is the signal we want to detect.
Pcr is the static (or slowly changing) offset, which is different from pixel to pixel due to technology
1 Here T is for TSMC
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Figure 4.4: Deserialization and pedestal subtraction block diagram. The total input rate of the DHP is
305 MHz × 8 bitscolumn × 8 columns = 19.5 Gbps. The deserialized data is continuously written into the Raw Data
Ring Buffer. Upon the trigger arrival the data and pedestals are sampled with a certain programmable latency and
sent to the Pedestal Subtraction block.
variations or power supply distribution. This offset is called pedestal. It is also sometimes denoted as
the fixed pattern noise.
CMt is the pick-up noise. Being common to all pixels that are sampled at the same time, it is possible
to estimate and correct for it.
Ncr,t is random noise of other nature, which is independent per channel (thermal noise etc).
Since the sampling is executed in a row-wise manner, the time dependency can be replaced by the
row dependency, hence the number of indices in this equation can be reduced and rewritten as:
Icr = S cr + Pcr + CMr (4.2)
The remaining noise Ncr,t is not included.
4.2.3 Pedestal Subtraction
Let i be the current row number written into the memory and δtrigger the trigger latency expressed in
the number of rows the DHP would digitize during the corresponding delay. Upon the trigger arrival
the row number r = i − δtrigger is read from the ring buffer. Together with the raw-data buffer the DHP
chip contains the pedestal memory storage of equal size, which is read at the same time at the same row
38
4.2 Data Processing Blocks
position number r. Both data vectors are sent to the Pedestal Subtraction block, which calculates the
output values:
Rout,cr = Icr + ∆CM − Pcr = S cr + CMr + ∆CM (4.3)
where Rout is the pedestal-free output vector and ∆CM is the offset we need to add, which should be at
least as big as the maximum expected Common Mode noise (see Section 4.2.5). This is needed to avoid
working with signed numbers, so one adds this offset to the final result to be sure that the answer will
always be positive. All these processing steps are presented in Figure 4.4.
4.2.4 Pedestal Update
In principle, the pedestal current can be subtracted using the Correlated Double Sampling (CDS) method
[46]. However, the CDS reduces the readout speed by a factor of two in comparison to the single
sampling mode. The readout speed limitations thus make the usage of the CDS impossible. That is
why the DHP stores all the pedestal information to subtract it from the raw data. These pedestals have
to be continuously refreshed as they are very sensitive to a number of external factors such as temperat-
ure, radiation etc.
-ADU/deg
# of pix
Figure 4.5: Histogram of pedestal temperature sensitivities [-ADU/deg] for a PXD6 type matrix with typical
voltage settings, as described in Section 3.3.3. Courtesy of T. Kishishita
Figure 4.5 presents a typical pedestal sensitivity to temperature. The observed spread was measured
for standard voltage settings that are used for the PXD6 generation of DEPFET matrices. As seen from
the histogram, a variation from -2.7 ADU/◦C to -4 ADU/◦C can be observed from pixel to pixel. Taking
as an example the ambient temperature change of 2 ◦C, the pedestal value of a pixel with the minimum
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sensitivity would decrease by 3.4 ADU and that of a pixel with the maximum would decrease by 8
ADU, completely distorting the resulting pedestal map.
If even a slight variation of external conditions leads to important distortions, it is mandatory to have
a continuous pedestal monitoring and update procedure. The update procedure can be either controlled
by the chip (online update) or externally (offline update).
From the hardware development point of view, the simplest option is to keep the static pedestal
memory inside the chip and do all necessary calculations offline and use the slow control interface to
upload the pedestals values. This procedure is however time consuming. In the worst case scenario,
it may take up to 15–30 mins [47]. That means if one deals with pedestals variations faster than this
period, it will not be possible to compensate for them during the PXD operation. To solve this problem
the integrated on-chip solution was considered to be used, which was called dynamic pedestals (see
Appendix B). This method was tested in the DHP-emulator described in Section 6.1. However, the
dynamic pedestals solution was too resource demanding. Moreover, laboratory tests showed that the
pedestals are rather stable, if keeping power supply and temperature constant. Consequently, the offline
update option was chosen for the final design.
4.2.5 Common Mode Correction
From Equations 4.3 and 4.2 the data coming from the output of the Pedestal Subtraction block looks
like:
Rcr = S cr + CMr (4.4)
(The trivial summand ∆CM is not included).
In this processing step the necessary corrections for the Common Mode (CM) noise are done. The
CM is the noise component, whose amplitude is the same for all values sampled at the same time. It is
often a result of a pick-up fluctuation, affecting the analog electronic circuits. It is corrected before the
zero suppression, where the threshold cut is applied.
Processing Constrains
For the processing chain to be sustainable, processing steps cannot last longer than the time delay
until new data comes. As was previously said, the new DCD row arrives on every 32 DCD clock
cycles (305 MHz) or with a total delay of ∼100 ns. The digital processing runs using the GCK clock,
which is 4 times slower. Consequently all operations should fit within 32/4=8 GCK clock cycles (76.3
MHz). To relax the design, the data is processed in four chunks of 64 bytes, arriving every 2 clock
cycles instead of one 256 byte chunk of data arriving each 8 clock cycles.
The complexity of the task consists in finding the solution that fits in the given time delay.
Simple Average
The simplest way to estimate the common mode value C˜Mt is to take the average of the signal. As
follows from Equation 4.4 this is equal to:
40
4.2 Data Processing Blocks
C˜Mr =
∑N−1
c=0 Rcr
N
= CMr + S r
with S r =
∑N−1
c=0 S cr
N
(4.5)
From Equations 4.4 and 4.5, the extracted signal is then equal to:
S˜ cr = Rcr − C˜Mr = S cr − S r (4.6)
where S˜ cr is the estimated signal value. This bias can be corrected offline (see Appendix A for details).
The bigger problem is that by systematically underestimating S˜ cr hits with small amplitudes are lost
when they are close to the threshold value. This depends on the per-row hit occupancy.
Median
A better way to estimate the CM is to take a widely used statistical method, the median value (further in
text it is just called the median). The median is less affected by outliers and skewed data, which is the
case if the detected signals are rather scarce.
Let m be the median value of a set S containing N values. The elements of S are indexed in increasing
order:
S = {x1, x2, , , , xN}
such that:
xi ≤ xi+1 ∀i
(4.7)
In this case the median will be defined as follows [48]:
m =
x N+12 if N is odd12 (x N2 + x N+12 ) if N is even (4.8)
From this definition 4.8 it follows that to find the median value of an unarranged set one ’simply’ needs
to sort it. However, for typically used sorting algorithms such as binary tree sort [49] the complexity is
estimated to be O(n · ln(n)) or worse. That is, for an array of 256 elements O(2000) operations would
be needed. For a software implementation on a high performance CPU this would result in several
microseconds of delay, which is more than ten times longer than acceptable. In ASIC design one has
rather limited resources (area, memory), however one is free to choose the hardware architecture giving
a large degree of flexibility. In this case the pipelineability and parallelizability of an algorithm play an
important role.
Alternative and more performing algorithms can be found, such as described in [50], which is based
on cumulative histogramming. The algorithm can be summarized as follows:
1. The baseline is subtracted from the input data set to fit the output into the predefined limits. An
assumption is made that the data do not vary too much and can be binned in a small number of
cells: 16, 24 (32 in the initial paper).1
1 The higher the binning the slower is data processing. Eventually, 32 bins proposed initially were estimated to be too slow
relative to the required delay.
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2. A histogram of the input data is generated.
3. A cumulative histogram (CH) is generated. For a set with N members, the first CH element whose
frequency is higher or equal to the N/2 is the median, as presented in Figure 4.6.
Figure 4.6: Principle of the median algorithm. After baseline subtraction the cumulative histogram is generated.
In this example the input vector containes 128 members. The first element of the CH with value higher than 64 is
taken for the new baseline to be subtracted [50].
This algorithm was implemented for test purposes as an FPGA module. The method has the following
advantages/disadvantages:
+ No bias due to the signal presence. In this method only the most frequent values are counted,
outliers are ignored.
+ The histogram is a highly parallelizable process with a short processing time1.
– Limited dynamic range. The option with 16 bins seemed reasonable but too restrictive for the CM
assumptions. The 24 bins version went against a high power consumption and large area (∼30 mW
and 6 mm2). The 32 bins version is too slow and expensive in terms of size and power.
– Only integer result precision.
Two Parse Average
The median search algorithm being too resource prone, an alternative solution was found, combin-
ing advantages of implementation simplicity and result precision. We called it “Two parse average
algorithm“ (TPA), as reported in [12].
1 relative to the element sorting option
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The TPA can be resumed as: to get the CM value, the averaging procedure is executed twice. First a
rough estimation of the CM is taken as a simple average (C˜M). Then the first signal detection step takes
place: if a signal is detected, it is replaced by the C˜M estimation. In this way the sample is cleaned from
the signal presence. Then the average can be taken again and, within the digitization limit, this gives the
unbiased CM.
I˜ j =
 I j if [Ii < C˜M + ∆Thres] ⇔ if no signal is detectedC˜M if [Ii > C˜M + ∆Thres] ⇔ if a signal is detected (4.9)
CM =
∑
j I˜ j
n
(4.10)
∆Thres denotes a certain threshold value of the minimum signal to be detected. Finally, after the CM sub-
traction, the threshold is applied again1 to detect eventual signals and proceed to the Zero Suppression
step.
Algorithm Comparison
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Figure 4.7: Comparison of Common Mode search algorithms. A test vector, containing some outliers (signals) is
taken. Comparison of the discussed three algorithms is presented. The TPA achieves the best estimate of the true
CM. The median gives only the integer precision, the simple average result is biased.
Figure 4.7 presents a comparison of the discussed three algorithms. Both TPA and median algorithm
are equally good within integer precision. The simple average estimator is biased. However, TPA has
a potential to give an even better precision. Additionally, being simpler to implement and less resource
prone, the TPA is chosen to be used in the DHP design. A comparative summary of discussed algorithms
is presented in Table 4.1.
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Algorithm Simple Average Median TPA
Bias yes no no
Effort to implement Low High Medium
Resources Few Many Relatively few
Possible precision 1/
√
N integer 1/
√
N
Table 4.1: Common Mode estimation algorithms comparison
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Figure 4.8: Hit finder structure. (Right-top) Number of hits per input vector probabilities, assuming 3% Poissonian
input. (Left) To take care of input and output data-rate fluctuations, the input and the output buffers are necessary.
(Right-bottom) Hit-finder representation: logic propagation time should be smaller than the interval between
incoming data refresh.
4.2.6 Hit-finder Module
After the CM correction stage the data vector to be processed contains only possible hits we want to
process S cr:
S cr =
Hit amplitude if detected0 if not detected (4.11)
As described in Section 4.2.1, a 256 byte-long vector arrives every eight GCK clock cycles. For design
reasons this data is split in four chunks of 64 bytes. That is, one 64 byte-long chunk arrives with every
second clock cycle.
At this stage one needs to find a pair [xi, c(xi)] (hit position and its corresponding amplitude) and
write it to the output buffer before sending it out, as schematically drawn in Figure 4.8. This task is
executed by the Hit Finder block.
1 the second time one applies the threshold comparison to the unbiased vector, so possible small signals, which could be lost
after first comparison, can be detected here
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Finding hits in such a vector is not a trivial task. For example, using a sequential linear search, the
complete 64-elements long input vector should be scanned, i.e. 64 comparisons in total. If this is done
clock-synchronously, 64 clocks would be needed and this would result in extremely poor hit-finding
efficiency (long dead times). It is clear that an asynchronous solution is needed. In order to function
correctly, as sketched in Figure 4.8, the total propagation time of such logic should be less than the period
between two consecutive data arrivals. An elegant solution is a binary tree logic structure [30, 51]. This
search algorithm was used in an FPGA DHP emulation (see Section 6.1). The solution implemented
in the DHP 0.2 chip follows a similar logic of combinatorial search. The current performance of the
implemented Hit Finder allows us to detect one hit per clock cycle. Since the data arrives once per two
clock cycles, that means that two hits per row is its maximum sustainable processing capacity.
However, the hit arrival rate is not constant1. Figure 4.8 (right-top) shows the probability distribution
for a number of hits per input vector to arrive, if one assumes 3% of data occupancy2. This natural
dispersion of numbers of hits per row can lead to eventual data losses: if, for example, three hits are
present in one row, the Hit Finder will not have enough time to detect all of them, as in two clock cycles
new data arrive. To take care of those variations additional buffers in front and behind the Hit Finder
were introduced, see Figure 4.8 (left).
These buffers are done in the following way:
• The front Buffer-1 is implemented as an array of 64 individual FIFOs3, one for each input vector
position. Upon the CM suppression, all non-zero values are pushed to the corresponding positions
of this FIFO array (FIFO 1).
• The Hit Finder, if running continuously, produces the data faster than the Serializer can send them.
That is why upon data processing, the Hit Finder puts the results into the intermediate Buffer-2,
which takes care of statistical variations (see Section 4.2.7).
Both these buffers, the Buffer-1 and Buffer-2 should ideally be very deep to take care of any possible
data fluctuation. Due to limited resources, sizes of these buffers and the data processing architecture
should be optimized (see Section 5).
4.2.7 Serializer
After the Hit Finder stage, the zero suppressed data is put into the output Buffer-2 as presented in
Figure 4.9.
The output data is split into blocks of 16-bit words and organized in frames. Each frame starts with
a header containing the information about the type of data in the frame. To parse the data, each word
has a flag signalling what kind of information is packaged. The data format is described in detail in the
DHP 0.2 manual [52].
Each generated zero-suppressed data it encapsulated into Aurora frames using a special protocol
developed by Xilinx [53], where the data is additionally 8b/10b encoded [54]. This ensures that on
average the number of transmitted ’ones’ is equal to the number of transmitted ’zeros’ regardless of the
data pattern. This is necessary to keep the transmission link DC-balanced4.
1 For first estimations we use assumption of Poissonian hit distribution.
2 we target 3% as the maximum sustained occupancy, see Section 2.3
3 FIFO stands for First In First Out queue
4 This provides many advantages for a wire link. Transmitter, receiver and equalizer design can be simplified [54]. Addition-
ally it provides means to have a reliable clock recovery, which is especially important, when transmitter and receiver clock
are not exactly equal.
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Figure 4.9: DHP Frame structure
Finally, the data is sent frame-wise with a rate of 1.53 Gbps using the CML transmitter, described in
Section 4.3.2.
4.2.8 Switcher Sequencer
One of four DHP chips is connected to the Switcher-B chips chain and generates signals necessary
to steer the DEPFET matrix. These are three cyclic signals: SW_CLK, SW_STR_G and SW_STR_C.
By adjusting relative phases of these signals one can achieve any necessary periodic steering pattern,
as described in the Switcher-B manual [33]. These signals run with a Fser=305 MHz clock. In the
DHP 0.2 version it is periodic every 32 clock cycles. More complex patterns will be programmable in
the production DHPT 1.0 chip.
A frame strobe signal SERIN is sent once per frame in order to propagate the control sequence through
all matrix rows. Test results of this module are presented in Section 6.3.
4.3 Custom Blocks
4.3.1 Clock Generation with PLL
The readout of the PXD is synchronized with the operation of the SuperKEKB. To do so, all operation
clocks are derived from the RF frequency of 508.79 MHz and the beam revolution cycle of 10 µs.
To each PXD half module the base clock of 76.32 MHz is provided by the corresponding DHH1.
Two other clocks that are necessary to run the system (serializer Fser and deserializer Fdes clocks) are
generated on-chip using the Phase Lock Loop (PLL) block, whose circuit is presented in Figure 4.10
The PLL topologies for both CMOS 90 nm2 and 65 nm3 technologies are similar and originally
inherited from the pixel front-end chip (FE-I4) for the upgraded Atlas pixel detector [56].
The main element of the PLL is a Voltage Controlled Oscillator (VCO), consisting of three inverters
connected in a loop. The resulting oscillating frequency of the VCO can be adjusted by the control
voltage Vctrl around the target clock frequency of Fser =1.53 GHz. The deserializer clock Fdes is ob-
tained from the Fser by its division by five.
1 this clock is derived from the RF frequency by multiplying it by 320
2 for DHP 0.1 and DHP 0.2
3 for the DHPT 0.1 and DHPT 1.0
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Figure 4.10: PLL block diagram. Clocks Fdes=305 MHz, and Fser=1.53 GHz are generated from the input refer-
ence clock of 76.3 MHz. Source: [55]
To lock the output on the desired frequency, the VCO is stabilized via the negative feedback (FB) con-
trolled by the base clock Fre f . The FB consists of three elements: the Phase Frequency Detector (PFD),
the Charge Pump and the Loop Filter (LF), as sketched in Figure 4.10.
The PFD has two outputs, UP and DOWN, that can be activated depending on the relative phase
between Fre f and FFD. These two outputs control the Charge Pump, which in turn can charge or
discharge the capacitor Cpole (the first in the LF circuit). The charge on the Cpole defines Vctrl, which
steers VCO. More information about this implementation can be found in paper written by Kishishita et
al. [55].
All three clocks are used in the PXD:
• Fre f =76.3 MHz, also noted as GCK, is used in DHP as the clock for the digital processing blocks.
• Fdes=305.3 MHz or the deserializer clock is primarily used as the clock to run DCDB chip.
Consecutively, the DHP deserializer, which reshuffles the input data in the necessary order, uses
the same clock.
• Fser=1.53 GHz is the serializer clock that is used by the output of the DHP chip to send the
zero-suppressed data out via a serial high-speed link (see Section 4.3.2)
4.3.2 Output Link: Data Transmission with Current Mode Logic Link
In the Serializer (Section 4.2.7) the incoming 20 bit wide data becomes 1 bit wide. Therefore, the
Serializer clock Fser is 20 times faster than the reference clock Fre f and its frequency is equal to
Fser=Fre f×20=1.53 GHz.
For such a high data rate a so-called Current Mode Logic (CML) output driver is used in the chip,
whose schematic is sketched in Figure 4.11. The resulting differential pair of signals TX_P and TX_N
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Figure 4.11: Simple Current Mode Logic driver design used in DHP 0.1. The nominal current I0=20 mA can be
varied according to the configurable register value [57].
Figure 4.12: An example of a step pulse transmission. The cable acts as a low-pass filter with a correspond-
ing transfer characteristic H(ω,L). This can result in long rise time of the output signal limiting the maximum
bandwidth.
is driven by the serialized output A and its inverted version !A, which are applied to the gates of two
transistors working as switches.
Pre-emphasis
As discussed in Section 3.6 the DHP output signal is expected to cross about 15 m of cable. As will
be shown in Section 6.3.2, the signal is strongly attenuated on such high frequencies, as schematically
presented in Figure 4.12.
This is explained by the fact that the cable acts as a low-pass filter with a certain characteristic H(ω,L).
For the example presented in Figure 4.12, a step signal after crossing the cable gets a finite raise time,
limiting the maximum cable bandwidth.
To increase the cable performance one uses the so-called pre-emphasis technique. It adds a distortion
to the initial signal, steepening the rising (or the falling) edge of the output signal. To better understand
what it is, the following question can be asked: what kind of signal should one send so that the output
signal would have the steepest slope possible (Figure 4.13)?
This can be written as follows: the output voltage in the frequency domain is the input voltage multi-
plied by the cable’s transfer characteristic:
V2(ω) = V1(ω) · H(ω, L) (4.12)
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Figure 4.13: What kind of pulse should one send to get the steepest raise on the output?
The same relation is true for V0 and V1, presented in Figure 4.13. One can write it in the following way,
multiplying both sides by H−1(ω, L):
V0(ω) = V1(ω) · H−1(ω, L) (4.13)
After this transformation, high harmonics of V1 are boosted in V0 to compensate for the low-pass
characteristic of the transmission line transfer function.
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Figure 4.14: Transmission line as a filter: V2 is a filter response to the initial step function V1. V0 is obtained from
V1 by applying the inverse transfer function, in other words the filter response of V0 will be V1.
For visualization, the filter behavior has been tested using Matlab simulation (Figure 4.14): a low
pass filter1has been applied to a step-like function V1(t) to simulate the cable response V2(t), then an
inverse filtering was applied to get the prototype V0(t) of the initial function.
From the result one can see that the inverse filtering creates overshoot effects during transition periods.
This is used in the pre-emphasis technique: one artificially creates overshoot effects during 1→0 or 0→1
transitions to compensate for the cable high frequency attenuation.
1 The transfer characteristic H of the filter was chosen so that the resulting shape V2 would look similar to what was observed
by our system. It was done to illustrate the phenomenon and not to quantify it.
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Figure 4.15: CML driver with pre-emphasis design. An additional smaller current source steered by the inverted
and delayed version of the same output signal creates the preemphasis effect. a, b and dt steer the shape of the
output signal [57].
Digital Implementation of Pre-emphasis
To implement the pre-emphasis technique, the CML driver, presented in Figure 4.11, is improved as
shown in Figure 4.15. An additional current source I1, smaller than I0, is added. It is switched in
opposite phase relative to the current source I0 but with a certain delay ∆t:
B(t) = −A(t − ∆t)
In such a way, the output voltage is proportional to:
Vout(t) ∝ I0A(t) − I1A(t − ∆t)
Currents I0, I1 and the time delay ∆t can be varied within the DHP chip by applying corresponding
settings. An example of their tuning is presented in Figure 4.16. This pre-emphasis implementation
is not perfect, since it does only one of two necessary overshoots during the state transition but this
considerably increases the data line transmission characteristics, as it will be presented in Chapter 6.3.2.
4.3.3 Other Custom Modules: LVDS, DACs and ADC
With the exception of the serial link that uses CML transmitter, all other signals between the DHP and
DHH module are driven using LVDS [58] transmitters and receivers.
Programmable current sources exist on the chip exist on the chip to properly bias other custom blocks.
To measure the external temperature on-board using the intrinsic diode temperature dependence, the
DHP 0.2 has a built-in ADC. All these blocks were custom designed by our group in collaboration with
the University of Barcelona.
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Figure 4.16: Example of preemphasis settings. Top: the width of the overshoot is tuned. Bottom: the height of
the overshoot is tuned [57].
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DHP Architecture Optimization
5.1 Design Considerations and Constraints
In this section the data processing efficiency and its optimization of the DHP chip will be discussed.
Higher efficiency means higher sustainable data occupancy that DHP chip can process with no (or very
few) losses.
There are several processing bottlenecks in the DHP design that limit its performance, namely:
1. Hit Finder. As mentioned above, the current Hit Finder
implementation can process up to 2 hits per row. This
corresponds to a maximum sustained occupancy of PHF =
2/64· 100% = 3.125%.
2. Output link. After the Hit Finder the data is stored in the
output buffer before being sent through the Gigabit link
with a bandwidth of 1.53 Gbps. This further reduces the
maximum supported occupancy, down to Pout = 2.5%, as
shown in Figure 5.1.
3. Buffers. To derandomize the data, two additional buf-
fers are needed to take care of occupancy fluctuations
during the Zero Suppression procedure. The first buf-
fer (Buffer-1) is put in front of the Hit Finder and consists
of a FIFO array with one FIFO per column. The second
buffer (Buffer-2) is put behind the Hit Finder, it stores the
zero suppressed output data. The total memory we can use
for these buffers is constrained by the chip area.
Figure 5.1: The DHP occupancy tol-
erance diagram. The maximum oc-
cupancy supported by the Hit Finder
is 3.125%, the one supported by the
output transmitter is 2.5%
5.1.1 Triggering
To increase the effective bandwidth, the DHP is operated using a so-called triggered mode rather than
continuously, only processing the data from the time intervals of interest upon the trigger arrival. Typ-
ically a trigger lasts one frame but if the next trigger appears before the end on the previous one, the
trigger execution is prolonged. For these conditions the proportion of the processing time with regard
to the total time (the Busy Factor, BF) can be calculated as1:
BF = 1 − e−Ftr/F f r (5.1)
1 For the demonstration of Equation 5.1, the assumption of the Poissonian trigger rate is taken, see Appendix C.
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Where Ftr is the trigger rate and F f r is the frame rate. For the Belle II scenario the frame rate is equal
to F f r=50 kHz. The highest estimated trigger rate is Ftr=30 kHz [14]. This results in BF ≈ 0.45. Later
in this chapter two different data processing modes will be discussed: the continuous mode (the trigger
is always on) and the triggered mode if one triggers only occasionally.
Knowing how the data is packed, one can estimate the data rate, which follows Equation 5.3, and
determine the maximum data rates:
Continuous acquisition mode is limited by the output link capacity of 1.53 Gbps, which is achieved
at the occupancy of 2.5%1.
Triggered acquisition mode at 30 kHz: The triggering effectively decreases the data rate by the
facor BF. Using the current data format (see Section 5.3) this yields 6.3% of the maximum supported
occupancy.
5.2 Ideal DHP Model
The DHP chip can be seen to function “ideally” if the sizes of its buffers are big enough to take care
of any data occupancy fluctuations. The maximum supported occupancy L0 is then defined only by
its output link bandwidth (Figure 5.2). An ideal chip has zero losses if the averaged occupancy is less
than the maximum value L0. The losses in absolute values and in percentage of the incoming rate are
presented in Figure 5.2.
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pcrit
Lost, %Data rate D(p)
Occupancy Occupancy
pcrit 2pcrit 3pcrit
L0
Figure 5.2: (Left) An ideal DHP does not lose any data unless the average data rate exceeds the output link
capacity L0. The data losses are equal to the difference between the generated data D(p) and L0. (Right) Relative
data losses have a hyperbolic shape (see Equation 5.2).
The generated data is linearly proportional2 to the occupancy (p):
D(p) ≈ αp
We have zero losses for this ideal model if the generated data rate is less than L0 = D(pcrit) and
D(p) − L0 otherwise. Hence the loss curve of the ideal DHP processor can be represented by a simple
hyperbolic function, as sketched in Figure 5.2.
L(p) =
0 if D(p) < L01 − L0αp if D(p) ≥ L0 (5.2)
1 this is variable depending on the output data format. The number is given for the data format that will be used in DHPT 1.0
2 with a good approximation especially at high occupancies. At low occupancies (where DHP data loss is not an issue
anyway) it slightly differs from linear behavior due to data format reasons.
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5.3 Output Formatting
The final amount of data produced by the zero suppressed DHP output depends on output format defin-
ition. In particular, to store one zero suppressed data point one should save the information, which is
summarized in Table 5.1:
Hit value Row Column Common Mode
range 8-bit ADC 192 rows 256 columns 10-15 ADU
# bits needed 8 8 8 6-5
Table 5.1: Zero suppressed pixel information to be transmitted by the output link. Option: instead of using
geometry row-column notation, one can also use electrical Switcher–column and drain–row indexing, which
makes the effective size of the matrix equal to 768×64.
Figure 5.3 shows the data rate as a function of occupancy for the initial and the optimized data formats.
As one can see, a well structured zero suppressed frame format can save up to 40% of data traffic. The
details of the two data formats are given below:
A Simple 24-bit per pixel format: <10-bit row, 6-bit column, 8-bit ADC>. One Common Mode is
additionally sent per each switcher row. Per frame one 32-bit header is sent.
B 16-bit row header each 256 pixels. + 16-bit per hit: <1-bit row-flag+8-bit row+6-bit CM> +
n*<1-bit hit-flag+7-bit column+8-bit ADC>. Per frame one 32-bit header is sent. Row header is
not sent if no hits are detected.
For the data format currently in use (B), the generated data amount can be estimated according to
Equation 5.3:
D(p) ≈ 10/8 · Frow(256 · 16 · p + 2 · 16) · BF = 40Frow(128 · p + 1) · BF (5.3)
Here, Frow = GCK/8 = 9.5 MHz is the frequency at which the matrix rows are read. The factor 10/8
is due to the 8b/10b encoding. 256 · p is the average amount of pixels processed per row1; it is then
multiplied by 16, since 16 bits are needed to encode one pixel in a row. 2 · 16 are two row headers per
one row. The details of the format can be found in the DHP 0.2 Reference Manual [52].
5.4 Chip Optimization Goals, Buffer Sizes
By design the first buffer (Buffer-1) consists of 64 independent FIFOs, each processing 20-bit wide
words (Section 4.2.6). All FIFOs have the same depth D1. Buffer-2 is a single FIFO with depth D2
accepting 32-bit wide words. Both depths D1 and D2 are constrained by the area S max that can be used
for their implementation. The goal of our design is to minimize the DHP losses L for the maximum
given occupancy x = xmax.
1 per row we have 256 elements. However, this number was recently reduced to 250 due to geometry constraints.
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Figure 5.3: DHPT 1.0 data rates for data format scenarions A and B, as described in Section 5.3, for the untriggered
readout case (equivalent to BF=1 in Equation 5.3). Source: [59]. Triggering effectively results in data rate decrease
by a BF factor.
This problem can be seen as a three dimensional constrained optimization problem (occupancy and
buffer sizes). This problem can be defined in two alternative ways:
1. Constrained Loss Minimization. Assuming that one unit of depth of Buffer-1 would cost S 1
mm2 of the chip area and S 2 is the cost of Buffer-2 per unit of depth, then these constraints can
be writen as: S 1D1 + S 2D2 ≤ S maxL(p,D1,D2)p=pmax = min (5.4)
S 1 and S 2 are proportional to their respective sizes in bits1: If S 0 is the average surface necessary
to implement one-bit register, then:
S 1 = 64 · 20 · S 0 =1280 S 0
S 2 =32 S 0
Hence, Equation 5.4 can be rewritten as:
1280D1 + 32D2 ≤ S max/S 0
L(p,D1,D2)
∣∣∣∣∣
p=pmax
= min
(5.5)
2. Constrained Best Supported Occupancy Optimization. An alternative way to express the op-
timization problem is: the DHP chip has a limited area S max and the maximum tolerated losses
1 As the first approximation. It also differs depending on the implementation: how it is routed, if the SRAM of register array
was used and so on
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are Lmax (typically smaller than one percent). What is the highest allowed hit occupancy? This
can be written as:

S 1D1 + S 2D2 ≤ S max ← limited space condition
L(p,D1,D2) ≤ Lmax ← limited losses condition
p(S ≤ S max, L ≤ Lmax) = max ← the best occupancy condition
(5.6)
In Section 5.9 it will be shown how it is possible to optimize the chip according to these two defini-
tions.
A full chip simulation is necessary for that purpose. A simpler approach is to analyze several curves
L(x) for different {D1,D2} scenarios in use. Then one choses an acceptable scenario and checks whether
its parameters would fit into the chip implementation.
5.5 C++ Chip Model
The model based on Hardware Description Language (HDL), which is used to create the chip, is tested
using a specially designed verification environment (Section 5.6.1). However, it is rather difficult to
use the same environment for the algorithm and the parameter optimization. Many parameters are hard
written in the code and cannot be easily varied, which is especially important for parameter scan tests.
To test a module, time consuming test-bench writing is necessary. Therefore a C++ model has been
developed in parallel to the HDL code, being simpler but still sufficiently precise. Owing to the Object-
Oriented nature of the language, C++ offers nice modular and parameter flexibilities, which are so
important in the chip characterization.
For the chip development the following strategy was chosen: the parameter optimization was done
using the C++ chip model. After having selected the desired parameters, they were used for the HDL
chip code. Finally, to double check that the developed C++ model is correct, it is then compared against
the HDL code with the same parameters. The structure of the C++ model is presented in Figure 5.4.
5.6 HDL Chip Verification
The DHP chip1 is written using SystemVerilog HDL. It is extremely important to be sure that there are
no design mistakes before the chip is produced: any major bug found during chip testing means a chip
resubmission with corresponding costs 2 and at least 2-5 months of delay. In order to verify if the design
is correct it is checked using the verification environment specially designed for that purpose. This is
described in the following section.
5.6.1 UVM Methodology and the Test Environment
The Universal Verification Methodology (UVM)3 is a special verification library based on the System
Verilog language supported by industry standard EDA4 tool vendors: Aldec, Cadence Design Systems,
Mentor Graphics and Synopsis.
1 for all of its versions: DHP 0.1, DHP 0.2 and DHPT 1.0
2 60-80k€ for DHP 0.2 or DHPT 1.0 submissions
3 originally known as Open Verification Methodology
4 Electronic design automation
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Figure 5.4: C++ DHP testing environment structure. The constructor of the environment allows to vary any pos-
sible parameter and to flexibly replace modules. The Frame generator imitates the behavior of the PXD+DCDB,
generating the raw data with variable occupancies and distributions. Upon trigger arrival the DHP starts to process
the data. The input frames, triggers, output frames and other information is monitored and collected by the Score
Board, where the final analysis is done.
The purpose of the UVM is to provide standardized methodology to create a verification environments
of complex digital systems, in particular for ASICs.
The development of a full covering verification environment is very time consuming and takes a major
part of the ASIC design. This is, however, the only way to correctly test the circuitry before it actually
exists. In our particular case the DHPT 1.0 chip has to work in a complex digital environment:
• It has 80 high speed digital data lines connected to DCDB.
• It has a serial JTAG configuration interface
• It has a high speed serial link with 8b/10b encoding.
• It controls Switcher-B
• It receives and interprets synchronization signals coming from the DHH.
To test the whole system, the verification environment containing all interfaces has been created, as
presented in Figure 5.5.
The UVM allows to define a set of tests using the created environment to make a complete verification.
It is important to underline that the UVM test environment is very different from the C++ model. The
former is needed for detailed verification, the latter is for parameter optimization.
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Figure 5.5: Simplified representation of the DHP verification environment based on UVM verification methodo-
logy. All three chip interfaces are present: the slow control (JTAG), the synchronization interface and the PXD
frame interface. The input data is driven by the digital block used in DCDB. The Scoreboard analyzes and eval-
uates the chip behavior and compares it to expectations. Upon that a decision is taken if the test succeeds. For
completeness a set of tests is defined in this environment.
5.7 DHP 0.2 Optimization
For the DHP 0.2 optimization several samples of the simulated background were used. Additionally, a
simple Poisson distributed data was used to compare if and how much the processing efficiency depends
on the nature of the background. An example of samples, which were used, is presented in Figure 5.6.
The background contributions are listed in Table 2.1 on page 12.
For the same occupancy but different hit distribution the data processing efficiency results are slightly
different. Distributions with long low-pt tracks for Touschek background, as presented in Figure 5.6,
result in a lower data processing efficiency, especially if Buffer-1 is shallow (8-16 words deep). There
is a simple explanation for that: these horizontal tracks can easier jam one of the FIFOs of Buffer-1.
Although the Touschek data bring a relatively small contribution in the total background, it was the main
test pattern we used for the DHP 0.2 chip model optimization to be sure that even worst case conditions
are met.
Figure 5.7 presents the data processing efficiency results for different DHP 0.2 design options and
using the Touschek background as input data. In this simulation the trigger rate of 30 kHz was used,
which is the expected rate for the worst case scenario [14]. In this case the effective best-supported
occupancy considerably increases (presented in Figure 5.7 by the right-most curve) but it is resource
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Figure 5.6: DHP 0.2 events examples. Poisson-like background (left). The worst case: Touschek back-
ground (right), its long clusters are likely to jam FIFOs of the Buffer-1. The U and V correspond to the column
and the row coordinates of the sensitive area.
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Figure 5.7: Simulation results for the Touschek background. For continuous (un-triggered) readout all three
options are very close to the bandwidth limit represented by the gray curve. While randomly triggering at 30 kHz,
the bandwidth increases but deep buffers are necessary to approach the best possible performance.
prone to approach this best possible performance. The DHP 0.2 chip was designed with Buffer-1 =16
and Buffer-2=512. As it follows from Table 2.1 on page 12, the background occupancy is not expected
to be higher than 2.5%. At this rate the estimated DHP 0.2 losses are about 1%.
5.8 Chip Tests and Comparison to its Model
The obtained optimized buffer parameters were used for the HDL model of the chip. To double check
that the chip model correctly represents real implementation, the HDL code was tested on the Poisson
distributed random generated data and compared against the C++ model. The results are presented in
Figure 5.8. As the HDL chip model is very slow, it was not possible to process enough data to eliminate
the statistical noise, as it was done in the C++ model. Nevertheless, general trends are the same.
The DHP 0.2 chip was submitted for fabrication in July, 2011 and received at the end of the same year.
As will be shown in Chapter 6, it successfully passed verification tests, confirming declared functionality
and data processing capabilities.
The next sections of this chapter will present possible optimization options for further chip iterations,
such as DHPT 1.0.
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Figure 5.8: Efficiency comparison of the C++ chip model and the HDL implementation for the parameters selected
for DHP 0.2 implementation (Buffer-1 =16, Buffer-2 =512). Note: for triggered readout a very high statistics is
needed for results to converge: the HDL model is much slower than the C++ model and has lower statistics.
Therefore, a high deviation is observed.
5.9 From DHP 0.2 to DHPT 1.0. Further Optimization
The TSMC1 CMOS 65 nm technology that is used for the DHPT 1.0 production has a higher logic
density compared to the IBM CMOS 90 nm technology used for the DHP 0.2 chip production. Keeping
the same chip geometry, this offers a possibility to increase the Buffer-1 and Buffer-2 sizes if that profits
to the processing efficiency.
For this technology the logic density is about 0.6-2 µm2 per one bit register depending on the memory
type and routing used. We estimate that it is possible to use up to 2 mm2 out of the total chip area of
12 mm2 for this purpose. This gives for the most conservative estimations at least 1 Mbit of the available
memory for buffer implementations.
To further improve the chip performance for the next chip iteration, the optimization problem was
approached in a systematic way, as described in Section 5.4.
Constrained loss optimization
Using the first approach described by Equation 5.4, one can rewrite the constraints as follows (for the
worst case scenario with 2 µm2/bit): 
1280D1 + 32D2 ≤ 106
L(p,D1,D2)
∣∣∣∣∣
p=pmax
= min
(5.7)
To proceed with this optimization problem, the efficiency scan for different buffer sizes and for several
maximum supported occupancies was done.
Simulation shows that these additional resources offer the possibility to have a decent performance
for 4.5% data occupancies and even more. The result of this simulation is presented in Figure 5.9.
The straight line represents the maximum memory limit, as described by the first line of Equation 5.7.
1 Taiwan Semiconductor Manufacturing Company
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Figure 5.9: The chip efficiency scan for different Buffer-1 and Buffer-2 sizes and for 4.5% occupancy Poisson
distributed data. By scanning through different Buffer-1 and Buffer-2 parameters (represented by horizontal and
vertical axes respectively), one minimize the data losses, as it is color-coded in the figure. The straight line
represents the limit of the maximum implementation area. The trigger is randomly distributed with a rate of
30 kHz.
Constrained Best Supported Occupancy Optimization
After inserting numbers in Equation 5.6 it results in:

1280D1 + 32D2 ≤ 106 ← limited space condition
L(p,D1,D2) ≤ Lmax ← limited losses condition, for example Lmax=1%
p(S ≤ 2mm2, L ≤ Lmax) = max ← the best occupancy condition
In this case the scan parameters are chosen to be Buffer-1 depth D1 and the data occupancy p. Buffer-
2 is defined by the condition that the total memory size is equal to 1 Mbit, thus replacing the ”≤” sign
by ”=” in the first condition of the equation.
The outcome of the resulting simulation is presented in Figure 5.10. We see that the maximum
sustained occupancy can be as high as 5.5 % by setting the Buffer-1 depth between 400 and 600 (between
15000 and 7000 for Buffer-2 correspondingly).
These two optimizations will be used as guidelines for the upcoming DHP chip submissions.
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Figure 5.10: Memory constrained chip efficiency scan for different Buffer-1. Buffer-2 compliments Buffer-1 such
that their total memory size remains constant and equal to 1 Mbit, as defined by Equation 5.7. By scanning through
different data occupancies (vertical axis) and different memory distribution (horizontal axis), it is possible to
optimize for the highest supported occupancy. As it is seen from the figure, the optimal configuration is achieved,
then the Buffer-1 depth is about 400-600 words. In this case the best sustainable occupancy can be as high as
5.5 %.
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Chapter 6
System Tests
This chapter presents the test systems that have been created during the DHP development. First, a short
overview about the DHP-emulator system is given, where the DHP was implemented in an FPGA as an
additional virtual entity. Then, the main test system is introduced, which was originally designed for
the DHP 0.2 chip characterization; later it was used to create the PXD Full-Scale Module Prototype.
Finally, the test results will be presented and discussed.
6.1 FPGA DHP Emulation
6.1.1 System
Hybrid-4 with 
FPGA-based 
readout board 
DCD-B + DCDRO +
Switcher-B
readout 
DCD-B
DCDRO
PXD6
SWB
Figure 6.1: The predecessor of Hybrid-5, the Hybrid-4 test setup has been used for a long time as the main PXD
prototype. The first zero suppression readout has been here introduced as a virtual entity in the FPGA firmware.
The first DHP test system was implemented on the basis of the Hybrid-4 test readout system presented
in Figure 6.1. In this prototype a single DCDB together with the Switcher-B chip are steered by the
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DCD controller
DHP 
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DCD output
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Xilinx Virtex-4
USB
Figure 6.2: Hybrid-4 with a DHP-emulator block diagram. The DHP-emulator is added at the end of the main
digital block that controls the DCDB and processing its data. The data are intercepted and zero-suppressed before
being transmitted to the acquisition system.
multi-purpose Virtex-4 FPGA based board1. Initially, this system has a non-zero-suppressed readout
and all data post-processing is done offline.
To test the DHP functionality in real conditions an additional module emulating the DHP behavior
was written in Verilog and added to the FPGA firmware. Since the logic resources are limited, this
prototype is simpler than the full-size DHP; it is designed to process only small matrices. However, all
processing blocks necessary for the zero-suppression were present. Moreover, the dynamic pedestals
correction (Appendix B) option was added in the code. This simplified the pedestals handling: dynamic
pedestal algorithm, being intrinsically similar to the sliding average, can automatically acquire pedestals
after processing several frames.
Internally, the DHP-emulator module was added to the existing DCD readout block, intercepting raw
data before they are sent to a computer as shown in Figure 6.2.
6.1.2 Results
This chip emulation was tested in November 2010 during a Test Beam campaign at the CERN-SPS
using 120 GeV pions (see Figure 6.3). Figure 6.4 presents several rare nuclear events registered by
the system and processed by the DHP-emulator. Apart from the verification of the DHP concept, the
zero suppressed readout enabled to considerably increase the data acquisition rate and allowed higher
statistics.
Although many system features of the real DHP chip were not present (JTAG interface, CML gigabit
link, PLL etc.), the proof of concept for the data processing part was successfully demonstrated. The
experience acquired during the development and tests of this system was used to refine the conceptual
solutions for the final DHP design.
1 This board was designed by Manuel Koch for the previous generation of the Drain Current Digitizer chip, the DCD2 [37].
Later this environment was adapted to host the DCDB in the scope of J. Knopf PhD thesis [41].
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Figure 6.3: Test Beam 2010 in CERN-SRS. EUDET Telescope + Hybrid 4.1.01 (shown in the center). The Zero
Suppression was added using the FPGA DHP emulation. This allowed to test the DHP processing chain with real
data and to considerably increase the data acquisition rate.
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Figure 6.4: DHP emulator results. Rare events: nuclear events registered by the DHP-emulator.
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6.2 The Full-Scale Module Prototype of the PXD
Hybrid-5
PCB DHP0.2
DCDB
DEPFET sensor
SWITCHER chip
Steering
FPGA
Figure 6.5: The Full-Scale Module Prototype photograph. The FPGA board is controlled from a computer via the
TCP/IP protocol. The steering signals and one serial link between the FPGA board and the Hybrid-5 were sent
via a pair of InfiniBand®1cables. Hybrid-5 hosts a small DEPFET matrix and all necessary ASICs to steer it.
The Full-Scale Module Prototype (FSMP) depicted in Figure 6.5 has been designed as the first pro-
totype of a PXD module (Figure 3.4) containing the minimum amount of all elements necessary for the
PXD to function. That is: one small DEPFET matrix2, one Switcher-B, one DCDB and one DHP 0.2
controlled by one DHH. The idea behind the FSMP is to test the complete steering and processing chain
however scaled down to the essentials. If the FSMP is tested with success, it is in principle a matter of
scaling to build the full DEPFET module. The FSMP consists of the Hybrid-5 board (Section 6.2.1) and
its control system, presented by the DHH emulator (Section 6.2.2).
This prototype has been used to evaluate the DHP 0.2 and test the first version of the full processing
chain of the PXD. The results of these tests will be presented in this Section.
6.2.1 Hybrid PCB
A custom made PCB had to be designed to host ASICs and interconnect their inputs and outputs with
the readout system. Due to the fact that several kinds of ASICs are present on it at the same time, this
is called a hybrid PCB. It was not possible to directly mount ASICs on the PCB, therefore a so-called
Wirebond Adapter was additionally designed for these purposes (Figure 6.6).
The initial version of the hybrid PCB has four metal layers and is 120×120 mm2 large. It is designed
to host DHP 0.2 and DCDB chips only. In the next design iteration, the PCB is extended to additionally
host one Switcher-B chip and a small DEPFET matrix. This board is called Hybrid-5 and is depicted in
Figure 6.5.
1 InfiniBand® is an industry-standard specification that defines an input/output architecture used to interconnect servers,
communications infrastructure equipment, storage and embedded systems [60].
2 We used a standard test matrix produced in 2010-2011 with 50 µm thickness of the active area (PXD6).
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DCDB
slot
DHP0.2
slot
Figure 6.6: The Wirebond Adapter for DCDB
and DHP 0.2 chips. The ASIC is placed in the
center of the adapter using the bump-bonding
technique [62].
Figure 6.7: A photo of the Wirebond Adapter connected
to the hybrid PCB.The main purpose of the Hybrid PCB
is to interconnect the Wirebond Adapter shown in Fig-
ure 6.6 with the control interface and the power supply.
The design of Hybrid-5 was inspired from previous existing hybrid PCBs, such as Hybrid-4 [37]
and S3B system [61]. However, this design was simpler: thanks to the DHP 0.2 presence, only one
high-speed link (the DHP serial output) was necessary to be implemented.
6.2.2 FPGA Readout System
As described in Section 3.6, in the final Belle II design of the detector each half module of the PXD is
controlled by one dedicated DHH. In the moment of the FSMP development the DHH hardware was
not available. Therefore, a temporary replacement emulating the DHH functionality has been created in
order to control the system. There is currently quite a good choice of the general-purpose development
boards, which could be used for the creation of such kind of systems. After some market research, the
decision to use the XUPV5 evaluation board [63] for this purpose was taken. This choice was defined by
a rich amount of on-board industry standard interfaces and a good price1.The experience we got during
this development brought a valuable contribution to speed-up the DHH firmware development.
To some extent2, it was a full replacement of the DHH, mimicking its functionalities. For this reason
it is called DHH Emulator in this text.
As depicted in Figure 6.8, the DHH Emulator consists of two parts: the XUPV5 board and the
Expansion PCB that was additionally designed by our group in order to interface the Hybrid-5. All
relevant blocks are marked by numbers in orange circles:
1. VIRTEX-5 FPGA. The main element of the DHH Emulator hosting the control firmware, based
on Mircoblaze controller.
2. RocketIO® GTP transceiver3 is used to interface the high-speed DHP 0.2 serial link with the
FPGA.
3. The expansion pinout array is used for all other signals necessary to control the system: JTAG,
synchronization, Trigger Logic Unit, etc.
1 This system is subsidized by Xilinx for academic purposes, making this choice very attractive.
2 The main limitation is that using this system we can steer only one single DHP.
3 The RocketIO® GTP Transceiver is a multi-gigabit highly configurable transceiver designed by Xilinx. It integrates a
variety of features, among which are: CML buffer with configurable termination, RX equalization; it supports rates up to
3.75 Gbps.
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Figure 6.8: XUPV5 general purpose development platform with expansion adapter.
Hybrid-5 Microblaze
DDR2
Aurora to UDP Ethernet
Clock,
Trigger,
Sync
JTAG core
TLU core
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UDP
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UART 
debug 
output
DHH emulator block diagram
Figure 6.9: DHH Emulator firmware’s block diagram. Each rectangle represents an independent HDL module.
The main block is a soft core Microblaze [64] processor that controls other modules using a data bus.
4. Ethernet cable plug: the system was controlled from PC via TCP/IP and UDP protocols.
5. RS-232 Debug interface.
6. InfiniBand® cable plugs.
7. A plug to interface a TLU1
8. DHP gigabit link output is connected to the GTP transceiver via a pair of SMA cables.
The DHH Emulator is designed to support one DHP-based system. It is controlled from a user’s PC
via an Ethernet cable. A JTAG core is used to configure Hybrid-5. For a user to receive the Hybrid-5
output data, Aurora frames are converted into UDP2packets and sent to the control PC. The control
firmware is written using HDL language with a use of the Microblaze soft-core processor [64], allowing
executing C/C++ programs. This hybrid solution combines the flexibility of a software written code
and the speed performance of the hardware modules. The block diagram of the system is depicted in
Figure 6.9.
1 The TLU stands for Trigger Logic Unit, which is designed to trigger and transmi t trigger numbers. It is needed if the
Hybrid-5 is run synchronously with other detectors, for example during a Test Beam.
2 User Datagram Protocol, a simple transmission protocol belonging to the standard Internet protocol family.
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Figure 6.10: The DEPFET matrix wirebonded to the Switcher-B. After configuring the DHP 0.2 we were able to
generate the steering sequence necessary to run the system. The presented signals were directly probed from the
Switcher-B outputs.
6.3 DHP 0.2 Tests
6.3.1 System Start
The first step in DHP 0.2 testing was to see if we can run the system, control the chip and if the data
processing functions correctly.
As a result, the PLL, the LVDS outputs and the CML link showed the expected behavior. In particular
we were able to control the Switcher-B chip. The observed control sequence on the outputs of the
Switcher-B is shown in Figure 6.10.
To test the data processing, a test frame and the corresponding pedestals are loaded into the chip
memory. With no surprise, the data processing logic behaves exactly as in simulation. This justified the
big effort spent on the creation of the HDL verification environment described in Section 5.6.
6.3.2 Serial Link
To analyze a transmitted signal, the eye diagram [65] is a very common tool in use, giving a first idea
about the signal quality in high speed digital transmissions. The eye diagram is an overlayed version of
the received waveforms, triggered at the master clock. After acquiring many transitions, a so-called eye
is obtained.
The sampling point is usually chosen to be as far as possible form the transition regions to maximize
the difference between the low and high logic states. By measuring how much the eye is opened one can
get an idea about the quality of the signal: the larger are the eye width and eye height, the more margin
has a receiver to correctly sample and evaluate the result. An eye diagram received from Hybrid-5 after
crossing 1 m InfiniBand® cable is presented in Figure 6.11.
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Figure 6.11: An overlay of a large amount of received waveforms, sampled with a data clock, forms a so-called
eye diagram used in data transmission quality analysis. The more the eye is “opened”, the lower is the error rate.
In this example the signal crossed 1 m of InfiniBand® cable.
As described in Chapter 3.6, a cable length of ∼15 m is expected to be used for each PXD module
to interconnect it with the corresponding DHH1. In such a long cable, the signal undergoes a strong
attenuation at high frequencies.
We tested if the transmission still works with 15 m cable between the Hybrid-5 and the DHH Emu-
lator. Unfortunately, the signal quality was so poor that the Aurora link 2 could not be synchronized.
The corresponding eye diagram is presented in Figure 6.12(left). The total signal amplitude remained
almost the same, however the eye height considerably decreased (from 300 mV for 1 m to 80 mV for
15 m cable length), resulting in a bad signal to noise ratio.
Thanks to the preemphasis of the DHP 0.2 CML driver (described in Section 4.3.2) it was possible to
improve the eye diagram quality of the received signal up to the acceptable level, so that the data link
between the transmitter and the receiver could be established. The eye diagram for the best achieved
preemphasis setting is depicted in Figure 6.12 (right).
Bit Error Rate
To quantify the quality of the high speed serial link, an eight-bit pseudo-random pattern is used for the
data transmission test lasting one day, which corresponds to the Ntransmitted=1014 bits. No errors were
registered. For the Poisson distributed errors no more than Nerrors=6 errors with a confidence level (CL)
of 99.7% can occur during this period of time. Hence, the total Bit Error Rate (BER) is equal to:
BER(@CL=0.997) =
Nerrors
Ntransmitted
= 6 · 10−14
1 Additionally a 40-60 cm Kapton® cable will be connected in series. Since it is considerably shorter than the main cable, we
do not expect high attenuation in it.
2 see Chapter 4.2.7
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Figure 6.12: 15m cable tests. With no preemphasis (left). With the best achieved preemphasis using the DHP 0.2
CML driver (right).
6.3.3 DHP 0.2 + DCDB Tests
A detailed analysis of the DCDB performance on the basis of the Hybrid-4 system has been reported
in [41]. Using these results and the optimal DCDB settings found previously, is was possible to establish
a link between two chips and control the DCDB chip on the Hybrid-5 setup. Three steps were necessary
to control DCDB:
1. Chip configuration. The DCDB chip is configurable from the common JTAG chain described in
Section 3.5.
2. Digital data transmission. A built-in test pattern to verify the digital communication has been
implemented in DCDB. By adjusting the input reference clock latency, the data transmission
correctly works up to the nominal speed of 305 MHz.
3. DCDB analog performance. To test if all ADC channels of the chip are working correctly,
current injection tests via a debug input were executed1. A correct behavior for all channels has
been observed up to 160 MHz input clock rate. At the nominal speed of 305 MHz too many (more
than 15 % – 20 %) channels have shown a noisy behavior, making Hybrid-5 unusable. These two
situations are presented in Figure 6.132. This problem was previously observed while running
standalone DCDB chips. It can be remedied by output lines’ delays fine-tuning. This option is
implemented in the next DHP submission, the DHP 0.1 chip.
A detailed analysis of the DCDB analog channels, such as INL, DNL characteristics, the Gain and
the Offset spreads are omitted, being a topic of another thesis; previous results can be found in [37, 41].
1 A precision current source Keithly 2400 was used for these purposes.
2 In Hybrid-4 system it has been reported that there is no problems to run the DCDB chip at the nominal speed. We suspect
that this observed in Hybrid-5 problem can be due to the limited DHP 0.2 delay adjustment capabilities and Deserializer
clock duty cycle. This issue is scheduled to be corrected in the next DHP chip iteration, the DHPT 1.0.
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Figure 6.13: DCD curves. The DCDB can correctly run with 160 MHz nominal speed, left figure represents ADC
scans for all channels. At full speed (305 MHz) more than 10% of the channels showed a noisy behavior. These
bad channels are shown in the right-hand figure.
6.4 FSMP Tests
6.4.1 Hybrid-5 Limitations
The Hybrid-5 PXD prototype runs with the following limitations:
• Half of the nominal speed. As reported in Section 6.3.3, we can only run the system at 152 MHz,
which is approximately half of the nominal speed.
• Partial Common Mode correction. A relatively small DEPFET matrix with 16 switcher rows
and 128 drain channels is used in Hybrid-5. This means that only half of the 256 inputs of the
DCDB are connected. The Common Mode correction block of the DHP 0.2 has been designed as-
suming that all channels will contain common mode information. Therefore, the zero suppressed
output data is only partially CM corrected, small residuals will be still there. It is possible to
remove these residuals offline, since the information about the CM is sent together with the data.
However, this partial CM correction forces to apply a relatively high threshold for the signal de-
tection; this limits the detector energy and the position resolution; additionally it causes a partial
data loss for low energy signals.
6.4.2 Matrix Laser Scan
The small DEPFET matrix connected to the DCDB is a 32×64 pixels structure1. Each pixel has a size
of 50×75 µm 2, this corresponds to the total matrix size of 1.6×4.8 mm2.
Due to complex wiring the received coordinates of zero-suppressed data does not correspond to phys-
ical pixel positions in the matrix. Therefore, a laser scan is done to determine the correspondence: in this
automatic procedure every pixel of the DEPFET matrix was hit by a laser pulse and the zero suppressed
data position was registered; knowing the coordinates of the laser pulse and the output coordinates, the
desired transformation was found. In Figure 6.14 the resulting matrix image is presented (left): thanks to
the sub-pixel precision of the scan, the high and the low sensitivity areas of the matrix can be observed.
1 32 columns×64 row corresponds to the electrical topology of 16 Switcher-B rows×128 drain columns.
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Moreover, since the matrix was illuminated from the back-side, one also sees the non-transparent metal-
lization area. In the zoomed area a precision scan (with a step size of 10 µm in both directions) of the
4×6 pixels region is presented. One can observe a ∼10% position dependent variation of the cluster
signal, which contributes to the total energy resolution limitations.
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Figure 6.14: (Left) The laser scan of the whole matrix (seed signal) to test if pixels are correctly mapped. The
back side metallization is seen as a blue rectangle, since it absorbs photons and no light reaches the sensitive area.
In the zoomed area a precise homogeneity scan of the 4×6 pixel area with a step of 10 µm in both directions is
presented (cluster signal, optimized voltages). Picture and measurement are taken from [66]
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6.4.3 Source Tests
A 74 MBq Am241 source was used for the calibration of Hybrid-5. It is shielded by a 0.25 mm beryllium
foil to suppress the α-particles emission. From the Am241 reference table, one can find the following
γ-lines with the highest intensity in the spectrum [67]:
1. 59.5 keV is one of the brightest lines in the spectrum with a relative intensity of I59.5keV=35.9 %.
2. 33.2 keV is a line with a relative intensity of I33.2keV=0.13 %.
3. 26.3 keV is a line with a relative intensity of I26.3keV=2.4 %.
4. 13.9 keV a very bright line with a relative intensity of I13.9keV=42 %. However, it is situated close
to the system’s detection threshold, so it cannot be used for the spectrum calibration1.
To acquire the Am241 spectrum, Hybrid-5 was irradiated for 10 hours with 107 resulting registered
events. The system was set in the triggerless mode2 and it was able to capture all absorption events.
This allowed having a high event statistics, even though the absorption probability is extremely low. This
gives a great advantage for the new system: the previous prototype is only able to capture ∼ 0.1% of total
events [41] and more than a year would be necessary to gather the same amount of events. Furthermore,
because the data is already sent in zero-suppressed format, no additional data post processing is needed
while running Hybrid-5.
Due to the negligible probability to obtain a signal, the calculated cluster energy was taken as a
simple sum over all received hit values. Indeed, for a hit rate of 300 events per 50.000 frames, this give
an average rate of λ=0.006 events per frame. Assuming Poisson statistics of the events arrival, this gives
the following probability to acquire more than one event per frame:
P(N ≥ 1) = 1 − P(N = 0) − P(N = 1) = 1 − (1 + λ)e−λ = 1.79 · 10−5
In other words, roughly 180 out of 107 registered events contained double hits.
The results of this acquisition are presented in Figure 6.15.
This histogram was calibrated using 59.5 keV and 26.8 keV lines. By using the Gaussian fit of the
59.5 keV line, the detector noise can be estimated to be 860 e− (or 5.2 % of the energy resolution).
Most of the signal is contained in one pixel cluster, a certain amount of two and three pixel clusters
was also observed. Clusters of other sizes were present in negligible amounts (less than 0.5 %). The
contribution of each type of clusters is presented in the stacked histogram in Figure 6.15.
Spectrum analysis
1. Interaction probability. The photon beam, while crossing the matter, attenuates exponentially
(known as the Bouguer-Lambert–Beer law in optics):
N = N0e−µL
Here, µ is the attenuation coefficient, which depends on the photon energy and the material in use.
As depicted in Figure 6.16, in the energy range of 10–100 keV two processes play a major role in
the photon beam attenuation in Silicon: photo effect [69] and Compton scattering [70].
1 This situation can be correcting if using the upcoming DHPT 1.0 chip, which has a more advanced common mode correction
module.
2 i.e. trigger is set to be always on
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Figure 6.15: Am241 spectrum. 107 is the total number of events (error bars are smaller than the line width). The
scaling was done using two lines: the 59.5 keV and the 26.3 keV. One can additionally recognize a weak 33.2 keV
line also expected in the spectrum. The 59.5 keV Compton Edge (11.8 keV) mixed with the 13.9 keV line is very
pronounced. Left-right asymmetry of the 59.5 keV line can be explained by back-scattered photons with energies
≥48 keV.
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Figure 6.16: Photon attenuation coefficient in Silicon. In the range of 10–100 keV Compton scattering and Photo-
effect bring the main contribution in the total attenuation [68]. At 60 keV Compton scattering is slightly dominant,
which explains the large Compton Edge observed in Figure 6.15.
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µ = µCompton + µPhoto
In the example of the 59.5 keV photons of the Am241 spectrum, the total interaction probability
for a thin sensor of 50 µm can be calculated as:
p = (1 − e−µtot∆L) = 1 − exp(-0.74 cm−1 × 0.005 cm) ≈ 0.0037 (6.1)
2. Compton edge. From the cross section we see that Compton scattering should be slightly dom-
inant. The energy transferred to the substrate varies with the scattering angle θ and has a broad
energy spectrum with a sharp edge, called Compton edge. This transferred energy can be calcu-
lated as:
ET = Eγ − E′γ = Eγ
1 − 11 + Eγmec2 (1 − cosθ)

The Compton edge corresponds to the maximum energy transfer ET , which is reached at θ=180◦:
ETmax = ET (θ = 180◦) =
E2γ
Eγ +
mec2
2
For the photon energy Eγ = 59.5 keV, the Compton edge is at 11.2 keV. This is present in the
spectrum (Figure 6.15). However, it is overlayed with the expected 13.9 keV peak. The problem
is that this signal is partially lost being too close to the detector’s threshold. For a better analysis
at these energies a lower threshold would be necessary.
3. Back scattering. The 59.5 keV photons that indirectly reach the detector (for example back
scattered from the support table below the sensor) would have a lower energy. Assuming only
one scattering, their energy cannot be lower than the initial energy minus the highest energy they
can transfer:
E
′
γmin = Eγ − ETmax = 59.5 keV-11.2 keV=48.3 keV
Indeed the 59.5 keV peak is asymmetric and visibly thicker from the left side. These back
scattered photons can be the reason for that.
4. gq measurement. Using the DCDB calibration data presented in Section 6.3.3 the calculated
charge referred transimpedance is estimated to be gq=420±19 pA/e−. However, the gq being
proportional to the regular transistor’s transimpedance gm can be varied as a function of Vgs.
6.4.4 Test Beam Results
The Test Beam (TB) is the closest to reality way to test the system. It allows reaching conditions that are
similar to what the PXD will experience in Belle II. It is also an excellent test for some other properties
of the system, such as the detector efficiency and its spatial resolution. Therefore, to be kept up to date
on the system performance and learn more how to handle it, TBs are scheduled on a regular basis, once
or twice per year.
The main program of the TB that took place in DESY (Hamburg) in May 2013 was to test the per-
formance of Hybrid-5 together with its full acquisition chain.
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Figure 6.17: The Test Beam setup in DESY Experimental Hall-2. The Hybrid-5 is installed between six reference
planes of the telescope, whose block diagram is presented in the right. The photo and diagram are taken from the
Test Beam log book.
The test setup was mounted using the DATURA EUDAQ telescope [71] with six reference planes for
tracking reconstruction. The Hybrid-5 was the device under test and was situated in the center of the
telescope. Two scintillators were installed in front and behind the telescope. Upon simultaneous event
detection by all reference planes and scintillators, the Trigger Logic Unit (TLU) issues a trigger for
the device under test. This allows for a precise track reconstruction to measure the detector efficiency
and spatial resolution. Hybrid-5 is steered by the DHH Emulator and sends the data to the collecting
computer. A Block Diagram of the test setup is sketched in Figure 6.17.
The TB was done at the DESY Beam Experimental Hall-2, where and electron beam of variable
energy up to 6 GeV can be supplied. The beam intensity profile for different energies is presented in
Figure 6.18.
The Hybrid-5 was thoroughly tested weeks before in laboratory conditions. Therefore, it was not
expected to have any problems linked with the setup hardware. The main challenge of this TB was the
full acquisition chain verification, including other system elements, not belonging to Hybrid-5, namely
the EUDAQ telescope integration and the TLU synchronization, which is needed for the tracks’ recon-
struction.
From the system point of view, TB went very smoothly: Hybrid-5 was ready to take data on the
second day after installation. Figure 6.19 shows the example of the first ten million events recorded
by the system. From the expected energy deposition one could deduce the gq=450 pA/e−. Overall, the
Hybrid-5 showed the excellent performance beyond expectations and all scheduled tests were success-
fully carried out.
A positive outcome of this TB is a milestone of a great importance in the whole PXD development,
as now the full module production can start. Once the large matrices for the modules are ready, it is a
matter of elements replication to build the full PXD.
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Figure 6.18: Electron beam rates. Using a collimator and a variable magnetic field to select the electrons, energies
up to 6 GeV were accessible.
0 20 40 60 80 100 120 140
0
10000
20000
30000
40000
50000
60000
70000
Entries 1077276
Mean 19.74Seeds
Clusters
4 GeV electrons
gq ~ 450pA/e
Event counts of 4 GeV electrons
in 50 um DEPFET sensor
ADU
Figure 6.19: Histogram of the signals from 4 GeV electrons.
80
Chapter 7
Technology SEU sensitivity
7.1 Introduction
Almost everyone who has had extended experience with electronic computers has witnessed
unexplained events in which a single digit of a number appears to change spontaneously,
or perhaps the computer itself suddenly stops, and no way can be found for it to repeat
the failure. Within the computer industry these problems are known as "soft fails", which
differentiates them from the "hard fail" of a bad electronic circuit that must be replaced.
A soft fail in a computer memory may be defined as the spontaneous flipping of a single
binary bit, which when later tested will prove to be operating correctly.
The appearance of soft fails in computers has recently become prominent because of the α
particle problem. This problem was suddenly recognized in 1978 after a new generation
of electronics with very small circuit components was introduced. Alpha particles (helium
nuclei) are the decay particles of radioactive chains of atoms which start with uranium or
thorium atoms and have emission energies between 5 and 10 million electron volts. They
are produced by traces of uranium or thorium in or near the electronic circuits. These α
particles can produce up to 3 million electron-hole pairs (but not more) within the silicon
crystal on which the electronic circuits are fabricated. Until 1978 electronic components
in computers were apparently not sensitive to noise bursts of 3 million electrons, so the
problem was not recognized earlier.
J.F Ziegler and W.A. Lanford,
“Effect of Cosmic Rays on Computer Memories”[72]
A very important issue of modern submicron electronic circuits is their tolerance to radiation. In a
most generic way these effects can be classified in two categories:
1. Cumulative effects
2. Single Event Effects (SEE)
Cumulative ionization effects being a function of Total Ionizing Dose (TID) fall into the first category.
Because of its discrete nature, digital electronics is insensitive to these kind of effects1up to a certain
and rather high dose of radiation: these effects are not seen as long as the switching logic is properly
biased and stays inside its working region .
To the second category belong localized effects induced by a single particle collision effect. A partic-
ular type of SEE is Single Event Upset (SEU). It is a stationary effect, meaning in simple words a sudden
bit-flip of a logic memory cell, happening if a crossing particle generates enough charge to overwrite
1 Affecting such parameters as threshold voltage Vth or leakage current Ileak.
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the previous value, resulting in a binary error.
In this chapter a short overview of this phenomenon will be given, which we need to discuss for the
characterization of the radiation tolerance of the CMOS 65nm, the technology used for the DHPT 1.0
fabrication.
7.2 Definitions
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Figure 7.1: For a FET in the off-state the drain–bulk contact represents a reversely biased junction whose depleted
region beneath the implantation represents an SEU sensitive region. Charged particles, upon crossing this region,
may generate undesirable transient currents susceptible to produce an SEU.
To introduce the SEU phenomenon, an example of an SRAM memory cell will be used. The SRAM
cell is one of very commonly used bricks of digital electronics.
Sensitive Region
The sensitive region (SR) is the depleted region of the reverse biased p–n junction (Figure 7.1). A
charged particle with high Linear Energy Transfer, typically a charged ion, while crossing the SR can
generate a large amount of e–h pairs, inducing unwanted transient currents in the circuit. Contrary to
standard silicon detectors, where this property is desirable, the SR is a side effect.
SRAM Cell
An SRAM cell is represented in Figure 7.2, consisting of two inverters. By connecting the input of one
inverter to the output of the second one, a feed-back loop is created, the logic state remains constant as
long as no external steering signal is applied. Indeed, assuming for a moment that node A has the logic
state zero, this will imply that the inverter 1 forces the node B to be in the logic state one. The inverter 2
in return maintains A in its value zero and the total construction is stable. These two equilibrium states
are used to program two values of one bit: zero and one.
Particles crossing the bulk may create enough charge to flip the memory state. Figure 7.3 sketches the
same SRAM on transistor level. Studies[73, 74] show that there are two points in an SRAM memory
cell sensitive to the SEU – the two OFF transistors, more precisely, their drains (in Figure 7.3 marked
as yellow). The sensitive region of the NMOS transistor is intentionally sketched larger than that of
PMOS one. It is explained by the fact that PMOS are less sensitive to SEU. Indeed, in a standard
CMOS technology the PMOS is situated in an additional N-well. The reverse-biased P-N junction of
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the PMOS drain enters to the competition with the P-N junction of the bulk–N-well region. Due to
charge sharing less signal is captured.
Because of the intrinsic symmetry of the SRAM cell, the transitions 0→1 and 1→0 are equiprobable.
Figure 7.2: A schematic representation
of an SRAM memory cell. The ar-
row crossing the inverter 2 represents
a crossing charged particle, which de-
posits a certain amount of charge in the
bulk.
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Figure 7.3: SRAM cell electrical diagram. Sensitive areas,
which are drains of the “OFF” transistors, are marked with
yellow. The NMOS has larger SR than PMOS.
Sensitive Volume
The volume of the depleted region of the sensitive node, where the ionisation has to take place, is called
the sensitive volume (Vs). In general, it is proportional to the technology feature sizes and the thickness
of the sensitive layer.
Critical Charge
Charges produced by a crossing particle in Vs is then evacuated through the open channel of the second
transistor. If the induced voltage is large enough, the state of the feed back transistor can be inverted
and the whole cell changes its logic state. The minimum charge Qcrit necessary to cause an SEU is
called the critical charge. In case of an SRAM cell, having an active feed-back loop, Qcrit is a function
of the feed-back time (T f b). T f b is defined as the time necessary for an output change of one inverter to
propagate back to its input via the feedback loop. SRAM irreversibly switches and the SEU occurs[73].
Qcrit, T f b and the current induced during the transient period (Idrain) are linked with a simple relation:
Qcrit =
T f b∫
0
Idraindt (7.1)
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The critical charge is directly dependent on the struck node capacitance and the supply voltage. As
both generally decrease from one technology generation to the next one, Qcrit decreases correspondingly.
Figure 7.4 shows an example of the critical charge simulated evaluation by scaling the technology or
decreasing the supply voltage[75].
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Figure 7.4: Simulation results giving the critical charge and the critical energy for 0.6 and 0.3 µm technologies.
The critical energy is converted to a number of electron–hole pairs using the conversion factor of 3.6 eV per pair
creation on average [73].
Energy Deposition ( dEdx ) of a Particle
The stopping power, or the linear energy transfer (LET) of a charged particle is described by the Bethe-
Bloch formula[76]. Figure 7.5 shows the dependency for several different types of particles in the MeV–
GeV range. Units are scaled appropriate to the phenomenon, that is how many e–h pairs does a particle
release by crossing one micrometre of silicon.
Which Particles Induce SEU?
By summarizing previously mentioned definitions, one can deduce the kind of particles capable to
produce an SEU. For that let us look again to values of Figure 7.4. For a particle to be a direct cause of
an SEU (i.e. for the particle itself and not its secondary products), two conditions should be fulfilled:
1. The energy of the particle should be high enough, so that it is capable to release Qcrit. That means
it should be in the order of at least one MeV.
2. The stopping power of the particle should be high enough to release Qcrit within Vs.
In Figure 7.5 the first and the second conditions are represented by the yellow (vertical) and the
blue (horizontal) regions respectively1. Their intersection region (green), where both of them are valid,
belongs to heavy ions, starting from the α-particle and heavier.
1 The limits for these two conditions vary with the technology in use
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Figure 7.5: Ionization wake density of electron-hole pairs in silicon following the passage of various charge
particles. An electron-hole pair is created for about every 3.6 eV of energy lost to target electrons by each
particle. Yellow region: particles have enough energy to generate Qcrit. Blue region: the ionization densitiy of a
particle is high enough to generate Qcrit within Vs [72].
Proton - Neutron Induced SEU
One can also see, that a proton does not directly induce an SEU1. The only energy region, where the
proton LET is high enough to produce an SEU (to satisfy the second condition) , corresponds to the
energy of about 100 keV. But with this energy a proton would produce only 30000 electron–hole pairs,
too few for an SEU2 (the first condition is not satisfied). A neutron, being a neutral particle, does not
produce any ionizing radiation at all.
However, neutron and proton both represent an important source of SEUs due to the hadronic inter-
action between a nucleon (proton or neutron) and a nucleus. These interactions can be either elastic or
inelastic. The former can be written as:
nucleon + target −→ nucleon + target (7.2)
1 The smaller the technology feature size is, the less true is this statement due to the decrease of the Qcrit. Due to the Landau
tail of the energy deposition distribution, a non-zero probability always exists.
2 for technology feature size ≥100 nm.
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The latter can be written as:
nucleon + target −→ X1 + X2 + . . . Xn + residual nucleus (7.3)
where Xi is anything not heavier (or equal) than helium.
According to studies [77], elastic collisions bring relatively negligible contributions in SEU genera-
tion; inelastic ones are the main source of SEUs for protons and neutrons.
Proton and neutron can be considered as different isospin states of the same particle. This symmetry is
exact if the nuclear interaction is the only one in operation. Indeed at high energies (for our application
above 50 MeV [77]) both proton↔nucleus and neutron↔nucleus reactions are very similar. This is no
longer true at low energies once the Coulomb repulsion starts to play an important role.
SEU Cross-section Definition and its Energy Dependency
The SEU is characterized by its cross-section, which is defined as the probability of a soft error per unit
of irradiation fluence (Φ) per memory bit, in other words:
σS EU =
Nerrors
Φ · Nbits
[
cm2
]
(7.4)
The σS EU is energy dependent and it can be well fitted to a Weibull curve [78] having the following
form:
σS EU = σ0
(
1 − e−( EK−E0W )
s)
(7.5)
where EK is the kinetic energy of the projectile, W and s are shape parameters (s is typically around
one), σ0 is the plateau or saturation cross-section value and E0 is the threshold (onset) energy of the
projectile.
Figure 7.6: Experimental and simulation SEU neutron and proton cross-sections for a 250 nm technology
node[79].
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Proton and neutron cross-sections behave very similarly, especially in the saturation region; however,
the neutron has a lower threshold energy E0. A comparison between neutron and proton SEU for the
250 nm technology[79] is presented in Figure 7.6.
Soft Error Rate (SER)
It is easy to deduce the SER for the mono-energetic beam from Equation 7.4. It can be estimated as a
product of the flux (Φ˙), the memory size and the SEU cross section:
S ER = σS EUΦ˙Nbit (7.6)
For a broad particle energy spectrum this formula is generalized as:
S ER = Nbit
∫
σS EU (E)
dΦ˙ (E)
dE
dE (7.7)
To simplify Equation (7.7) one approximates the shape of the σS EU curve by a Heaviside function,
meaning that particles below the threshold energy do not produce SEU, those with the energy higher
than the threshold have an equal SEU probability. In this case Equation (7.7) can be simplified to:
S ER = Nbitσ0Φ˙(E > E0) (7.8)
7.3 PXD Related Background
The PXD will be installed very close to the Interaction Point of Belle II, r=14 mm for the internal layer
and r=22 mm for the external one [14]. According to estimations of the Belle II Collaboration [80],
summarized in Table 7.1, an average flux of 104 cm−2 neutrons is expected through the surface of each
DHPT 1.0.
Switcher-B DCD DHP
-Z +Z -Z +Z -Z +Z
Touschek 1302 3197 2976 2380 2605 2306
Beam-Gas Coulomb 2133 473 744 0 1786 297
Radiative Bhabha 1420 6398 3869 2822 5060 5805
4-fermion final state QED 1049 1023 1543 1730 1859 2100
Total # neutrons per cm2s 5904 11091 9132 6932 11310 10508
Table 7.1: Neutron background, total contribution from different sources given for the forward (+Z) and the
backward (-Z) directions. Number of particles per cm2·s. Data presented by A. Moll on Vienna Belle II SVD
PXD meeting, February, 2012[80].
As will be discussed in the next paragraph, this kind of background is an SEU source whose risks
have to be evaluated for the production chip DHPT 1.0 and, if necessary, mitigated.
Several results have been published concerning the 65 nm technology’s SEU sensitivity evaluation
[81, 82]. However, the result strongly depends on a particular implementation.
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7.4 The DHPT 0.1 Chip
To measure the SEU cross-section (σS EU) of the 65 nm technology, a test chip DHPT 1.0 has been
designed; its layout is depicted in Figure 7.7. The purpose of this test chip was to test all critical full-
custom design elements to be included in the DHPT 1.0. As shown in Figure 7.7, it consists of four
independent areas, three of them containing test structures for the future DHPT 1.0 chip.
For the SEU tests one of these reticles contained standard memory blocks that will be used for the
digital design (bottom left part of the chip).
Figure 7.7: DHPT 0.1 test structures. One of four reticles in the chips is used for memory tests. The access to
these memories is implemented using the standard JTAG [39] interface.
These structures are summarized in Table 7.2 on page 92. These are three different memory types:
two different SRAM blocks and one generated register array.
7.4.1 Radiation Facility
The CERN irradiation facility IRRAD-I at the CERN PS East Hall[84] was used to test the σS EU of
the digital blocks of DHPT 0.1. The DUT1 was exposed to a 24 GeV/c proton beam (area 2x2 cm2).
Protons were arriving per bunches with variable fluencies from 2 × 109 p/cm2 up to 9 × 109 p/cm2. The
full dosimetry information was provided by the facility.
Figure 7.8 demonstrates that for this energy the particle’s stopping power is close to the stopping
power of the Minimum Ionizing Particle. Furthermore, theσS EU for these energies reaches its saturation
value as is shown in Figure 7.6.
1 DUT stands for the Device Under Test
88
7.4 The DHPT 0.1 Chip
dE
/d
x,
 M
eV
.c
m
2 /
g
proton energy, MeV
10
0
10
1
10
2
10
3
10
4
10
510
0
10
1
10
2
10
3
10
4
protons
MIP
24GeV of the beam
Figure 7.8: Proton stopping power for the Si. Data was taken from the PSTAR database [83]. The beam contained
24 GeV protons; at this energy σS EU reaches its saturation value.
7.4.2 Test Setup
The readout system is based on the same FPGA platform that is used to steer Hybrid-5 (Section 6.2).
A small PCB was designed to mount and interconnect the DHPT 0.1 with the readout system. To drive
the chip serial interface across 25 m distance the CMOS signals are converted to the LVDS using a
dedicated radiation tolerant chip that was previously designed in our group. This chip was additionally
mounted on the same PCB.
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Figure 7.9: The system installed in CERN to measure the SEU cross-sections of the 65 nm CMOS technology that
will be used to produce the DHPT 1.0 chip.
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Figure 7.10: An example of the SEU counting procedure. The left-hand plot shows the fluence record for the
same period of time. The right-hand plot shows the number of SEU events as a function of time. σS EU can be
directly obtained by dividing the number of SEU events by the fluence and by the memory size. The resulting
measurement error is assumed to be ∆σS EU/σS EU = 1/
√
N.
The test setup was organized in a way drawn in Figure 7.9. The DUT was installed in the irradiation
area. The power supply voltages and the LVDS signals were sent across 25 meters of twisted-pair cable.
The FPGA board and the control PC were installed in the control room nearby. After the begin of the
tests, the system was remotely steered from Bonn via SSH tunnel during 3 weeks of the irradiation
campaign.
7.4.3 Measurements
Unless explicitely stated, in the tests presented below the alternating 101010-pattern was used. No
pattern dependency of the σS EU was studied in the scope of these experiments.
Generated Register Array
First, the σS EU of the generated register array with a size of 32x72 bits was measured. It was relatively
easy to do, since the direct measurement was possible. An example of such a measurement is presented
in Figure 7.10. The measurement was a simple counting of the cumulated number of SEU events. In
order to keep the double hit probability negligible, it was necessary to refresh the memory from time
to time, a soon as it was reaching 100 events, which is 4% of the memory. This way the probability of
double hits was kept below 0.2%. The end result is summarized in Table 7.2.
SRAM Memories
It was not possible to directly measure σS EU for the two SRAM memories due to the following reasons:
• The total σS EU of the SRAM was measured to be approximately ten times higher than the σS EU
of the register array. Hence the memory refresh rate for this test has to be correspondingly higher;
one beam spill is enough to create many SEU events, even too many for certain regions of the
SRAM memory, particularly sensitive to the SEUs. The memory has to be refreshed after each
spill.
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• The readout of the DUT is slow, it takes more than one minute to refresh the memory and transmit
all data to the PC. Since the readout time and the time between spills are more or less the same,
one cannot be sure that after each memory dump there is only one spill and not more. It can be
even possible that one part of the memory is affected only by one spill while another part, due to
the long dump time, can be affected by the next coming beam spill.
• σS EU appeared to be inhomogeneous, as presented in Figure 7.11. In high sensitivity regions
the probability of the multiple hits was not negligible, this fact had to be taken into account and
corrected.
Because of these reasons it was impossible to get directly the SRAM σS EU by simply measuring the
number of errors and dividing it by the measured fluence.
Instead, the high statistics was gathered of how many errors per each memory cell was registered.
Dividing by total number of spills, the probability for each particular bit to register an SEU per single
spill was calculated as presented in Figure 7.11. To correct for multiple hits, Equation (7.9) was used.
The proof of this Equation is presented in Appendix D.
Er = −12 N · ln
(
1 − 2 · Em
N
)
(7.9)
Here N is the memory size, Em is the measured number of soft errors and Er is the expected number
of soft errors that actually happened.
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Figure 7.11: DUT color-coded hitmap, representing the SEU probability per spill. The DUT consisted of three
memories, each of them being an array of 72-bit words. The word address is plotted on the horizontal axis, the bit
address in the word is plotted vertically. Addresses 0-1023 correspond to the SRAM 1, 1024-2047 to the SRAM 2
and 2048-2080 to the generated register array. The lower image represents the apparent hit probability, the upper
one represents the estimated real hit probability, corrected for multiple hit events using Equation 7.9
Further, average probabilities for an SEU per cell for these three types of memories were calculated.
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Finally, from the definition of the σS EU follows that these probabilities are proportional to their
respective cross-sections:
p1
p2
=
σ1
σ2
(7.10)
Knowing the value of the SEU cross-section for the generated register array, it is possible to calculate
the other two cross-sections, their values are summarized in Table 7.2.
The observed σS EU regular pattern shows about ∼10 factor of the difference in sensitivities between
corresponding maximum and minimum values. Since we do not possess the physical layouts of these
memories due to legal reasons, we can not evaluate this. Instead a simple average for all values was
taken.
Type Size, bits Cell
area,um2
SEU cross section for irradiation
doses below 20 Mrad
1. SRAM 1, TS1N65LPA 1024 x 72 1.05×0.5 σS RAM1=(0.89 ± 0.1) · 10−13 cm2
2. SRAM 2, TS1N65LPLL 1024 x 72 1.05×0.5 σS RAM2=(0.97 ± 0.1) · 10−13 cm2
3. Generated register array 32 x 72 5.2×1.8 σFF=(0.64 ± 0.06) · 10−14 cm2
Table 7.2: Summary results of the memories under tests. The values for the presented sections are valid for total
ionizing doses below 20 Mrad
7.5 Further Results
The above presented results were obtained from the data acquired during the first day of the SEU test
campaign, corresponding to 20 Mrad of irradiation. The total experiment duration was 21 days with the
total acquired dose of more than 600 Mrad.
The results beyond 20 Mrad, though not being directly relevant for Belle II, are still interesting, here
is their summary:
• With this radiation campaign we confirm that the TSMC 65 nm technology is well suited for high
radiation dose, indeed, the DUT has shown a stable behavior up to 300 Mrad (Beyond that dose
an effect of “sticky bits” is observed, i.e. some bits started to hold their values regardless attempts
to overwrite them). This ionization dose is more than enough for Belle II application.
• When the experiment was repeated one week later after the start, a non negligible drift of theσS EU
was observed. The high-contrast structure, presented in Figure 7.11 has evolved and became more
homogeneous. See Figure 7.14.
• While describing the SRAM cell in the paragraph 7.2 it was mentioned that the cell design is
symmetric, hence the cross-sections σS EU(1 → 0) and σS EU(0 → 1) should be equal. In the
beginning of the irradiation campaign an additional test to verify this statement was done.
It was based on the principle that if both cross-sections are exactly the same, then, by exposing
the memory of size N (where N is large) long enough to the radiation, one would obtain equal
number of ones and zeros randomly distributed. In Figure 7.13 the result of the described test
is graphically presented. As it turns out, a slight asymmetry in favor of 0->1 transitions was
observed.
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Figure 7.12: The radiation dose log for the whole duration of the experiment. The DUT was irradiated with
600 Mrad during three weeks. After ten days, or approximately 300 Mrad, the DUT showed unstable behaviour.
After 16 days, or more than 400 Rad, the connection to the DUT was lost; this is indicated by the cross in the
drawing. The Belle II specified dose of 20 Mrad was acquired during the first day and represented by a red
rectangle in the figure.
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Figure 7.13: SEU symmetry test. The generated register array (type 3 memory, see Table 7.2) of 1440 bits were
initially filled with zeros. If one waits long enough, an equilibrium between 1->0 and 0->1 transitions can be
observed (here after ≈25 mins). Equilibrium number of ones is estimated to be 764±4 (expected value is 720).
7.6 DHP Sensitivity to SEU
To estimate the SER of the DHPT 1.0, the above mentioned estimated fluence and measured cross-
sectioned are used. However, some further assumptions are necessary:
• The exact structure and the total amount of the memory of the DHPT 1.0 are not known yet.
However, we do not foresee drastic changes in the chip design in comparison with the current test
chip DHP 0.2, therefore, it is a good choice to take the same memory sizes.
• As previously discussed, a non-negligible difference between the SEU cross-section of neutrons
and the SEU cross-section of protons can be observed only in their low-energy tails due to the
absence of the Coulomb barrier. Even though the neutron energy spectrum was simulated by the
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Figure 7.14: The SEU probability per spill map after about 300 Mrad of irradiation. The SRAM σS EU increased
by 30 % and became more homogeneous; the initial wavy structure of the σS EU shown in Figure 7.11 is now
hardly seen. The σS EU of the custom register array has increased by a factor of ten and comparable to the σS EU
of the SRAM memories.
Belle II Collaboration, the σS EU threshold energy is still unknown. Hence only an upper bound
estimation of the SER value can be done. Here we assume that all particles having the same σS EU
equal to its saturation value.
• σS EU of the block memories to be used in the chip are taken to be equal to σS RAM2 , which is the
worst case scenario; all data processing logic cross-sections are taken equal to σFF (FF stands for
Flip-Flop).
The summary of the SER estimations are presented in Table 7.3:
Memory type Size SEU cross
section
Mean time
between SEU
Refresh
rate
Mitigation
measures
Pedestals 0.5 Mbit σS RAM2 30 min 15 min
1 Hamming code pro-
tection
Raw data buffer 0.5 Mbit σS RAM2 30 min 20 us
2
Data processing
logic
45 kbit σFF 4 days 20 us
Configuration
Register
368 bit σFF 490 days 1 day Triple redundancy
Table 7.3: DHP SER assuming the measured cross sections. SER was calculated using Equation 7.7. The mean
time between SEU is the inverse of the SER.
There are two relatively large memories in the DHPT 1.0: the pedestals and the data memory, both of
the same size of 0.5 Mbit. However, an SEU event does not have the same importance depending where
it takes place: if an SEU corrupts the data memory, this will be simply interpreted as an additional
background event1, later filtered out by the track recognition system.
1 This estimation was done by Slow Control group of the Belle II Collaboration [47]
2 20 us is the time necessary to process one PXD frame, running at 50 kHz.
3 it can be also generate a data loss, but the probability of this is even smaller taking into account that the estimated hit
occupancy is less than 3%
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An SEU in the pedestal memory is more disturbing: in case of the pedestal value decrease it is
interpreted as a hot pixel. On the other hand, if an SEU event increases the pedestal value, this results
in a possible data loss: there is a chance of not detecting an event if its value is too small and one
subtracts the wrong pedestal. Fortunately these errors will not accumulate, since the memory update
period is estimated to be in the order of 15 min, as summarized in Table 7.3. Nevertheless, the impact
of these events should be minimized. For that reason an automatic error correction module based on
the Hamming code algorithm has been implemented on-chip, correcting SEU on each memory access,
i.e. each 20 us. This is a standard technique in electronics industry, for example used in ECC RAMs for
servers or super computers, where long-term stability and data integrity are important. Its advantage is
that it needs quite little overhead for implementation (additional 8 parity bits for 64 bit words resulting
in total length of 72 bits). It is able to correct for single SEU and detect double SEU event. To track them
an SEU counter is also implemented on-chip. This algorithm is presented in presented in Appendix E.
Along with large data buffers, there is also the data processing logic in the chip (row 3 in Table 7.3).
Due to small sizes and small cross-section the SER is low. Moreover, as in case of the data memory,
these errors do not cumulate and are not so critical. Hence no error correction techniques have been
implemented.
The last and quite important part of the chip is its configuration registers (the last row of Table 7.3).
Though having extremely low SER, it is still very important to protect the chip from them. A possible
SEU can stop the acquisition and the system reboot would be necessary. To maximally protect the con-
figuration register from this risk, each of its bits has been protected by the triple redundancy technique5,
which further reduces the effective σS EU .
These studies were compared with other publications [81, 85] where the SEU cross-sections for
CMOS 65 nm technology were estimated, the results were found to be coherent, as presented in Table 7.4.
The work was presented in the TWEPP-2012, Oxford, UK, and summarized in its proceedings[13].
Comparison of CMOS 65 nm SEU cross-sections from different sources (cm/bit)
Xilinx Reliability Report [81] Commercial SRAM [85] My Results
Configuration Memory: Generated Register Array
σS EU =0.67 × 10−14 σS EU =0.64 × 10−14
SRAM: SRAM (all DUT confused): SRAM:
σS EU =0.4 × 10−13 σS EU =0.2 − 0.9 × 10−13 σS EU =0.97 × 10−13
Table 7.4: SEU comparisons with other publications. As one sees, depending on implementation the σS EU can
vary; however, these results look coherent.
5 This means that each bit is repeated tree times. In case of a singe SEU affecting only one bit, it is immediately corrected by
the majority vote feed-back logic. The triple redundancy correction is a particular case of the Hamming code (3, 1). This
does not unfortunately correct for double SEU but this can be minimized by setting a large spatial distance between each of
triplicated bits, thus excluding double SEU event having a single particle as a source.
95

Chapter 8
Conclusions
8.1 Summary
The Belle II experiment, which will start after 2015 at the SuperKEKB accelerator in Japan, will focus
on the precision measurement of the CP-violation mechanism and on the search for physics beyond the
Standard Model. In order to gain significantly more statistics than have been gathered to date, the newly
upgraded accelerator will provide an unprecedented luminosity of 8×1035 cm−2s−1, which is about 40
times greater than that of its predecessor.
A new detection system capable of coping with considerably increased background is required. More-
over, one of the main challenges of the present upgrade is reconstruction of B0 and KS vertices with a
precision in the order of 10 µm. To address this challenge, a pixel detector based on DEPFET tech-
nology has been proposed. Its excellent spatial resolution (in the order of several microns) and low
material budget was one of the decisive factors determining the choice of this technology for the first
time.
The DEPFET Pixel Vertex Detector is a complex system consisting of 40 modules arranged across two
layers. Each module has a sensitive area, which is thinned down to 75 µm and steered with three types of
ASICs: Switcher, Drain Current Digitizer (DCD) and Data Handling Processor (DHP). Switcher chips
are designed to steer the pixel matrix of the sensitive area. The DCD chips digitize the drain current
coming from the pixels. All ASICs will be directly bump-bonded to the balcony of the all-silicon
DEPFET module. The total amount of raw data generated by the detector is equal to ∼3 Tbps, which
is not transportable to the back-end electronics due to mechanical and electrical constraints. Therefore,
in-PXD zero suppression is needed.
The third ASIC, the Data Handling Processor, has been developed using CMOS 90 nm technology.
It is designed to steer the readout process by sending the control signal to DCD and Switcher chips.
Secondly, it is responsible for data zero suppression, which is done by performing common mode cor-
rection, pedestal subtraction and signal detection 1. The output is sent upon the trigger arrival for further
data reduction. The zero suppressed data is transmitted by DHP to the back-end electronics over a 15 m
long electrical output link with a rate of 1.6 Gbps using 8b/10b encoding. Several custom designed
blocks, such as PLL, DAC, ADC, CML transmitter have been designed for this chip. The high per-
formance constraints for digital data processing make the DHP implementation extremely challenging.
Several conceptual solutions for the digital data processing blocks were proposed and implemented.
Currently, three chip prototypes have been produced and one has been submitted. The second chip
iteration, the DHP 0.2 submitted in 2011, is the first full-size chip version.
The scope of this thesis covers DHP tests and optimization as well the development of its test envir-
onment, which is the first Full-Scale Module Prototype of the DEPFET Pixel Vertex detector. The work
consisted of several steps:
1 By means of threshold comparison.
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• The proof of concept was carried out by implementing the DHP data processing core as a virtual
entity in the steering FPGA of the existing DEPFET test system. The findings obtained were used
in the chip design that was launched in parallel.
• The design optimization. To meet the design requirements, several chip models were used to
optimize the design. Moreover, the chip design verification entailed a significant amount of work,
which preceded the chip submission.
• The test system development. A new test system, called the Full-Scale Module Prototype (FSMP),
was developed. One of its main elements is the presence of the DHP 0.2 chip. The FSMP is the
very first PXD prototype containing all the elements necessary to run the DEPFET detector.
• System tests. The results presented in this thesis showed that the FSMP performance exceeded
the expectations, producing very good results in first laboratory tests, as well as in the latest Test
Beam campaign at DESY 2013.
• SEU technology evaluation. The PXD will be installed in a harsh radiation environment. In
these kinds of conditions the digital electronics are prone to soft errors, mainly known as Single
Event Upsets. To verify that the DHP can function in this environment, this problem has been
evaluated and its risks have been mitigated.
8.2 Outlook
The latest feasibility proof of the PXD concept was shown during the DESY Test Beam campaign in
May 2013. The FSMP has demonstrated that it works correctly on the system level. The full acquisition
chain, including all ASICs designed to run the detector, has been tested.
The next step is to scale the existing FSMP by increasing the number of ASICS simultaneously
present in the test system. This will reproduce the situation expected in the final design.
The so-called Electrical Multi-Chip Module (EMCM) has been developed for this purpose and is
currently being assembled (Figure 8.1). It is anticipated that the existing readout chain will be reused
for EMCM tests.
6 x
Switcher-B
4 x 
DCDB
4 x 
DHP
Place for
a test matrix
To Kapton
cable
Figure 8.1: One of the EMCM modules, which is being prepared for further tests. All ASICs have already been
mounted (6 x Switcher-B, 4 x DCDB, 4 x DHP 0.2). EMCM is electrically equivalent to a PXD module, however
without a sensitive area.
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8.2 Outlook
The first production version of the DHP chip, called the DHPT 1.0 has been submitted and is expected
to be delivered by the end of 2013. This chip will be an improved and corrected version of the DHP 0.2,
implemented in new CMOS 65 nm technology. It is expected to be the production chip version, suitable
for assembly on PXD modules.
The test systems are becoming increasingly complex and scaling problems now present the main
challenges. The DEPFET collaboration has been doing its utmost to deliver the PXD on time.
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Appendix A
Offline Correction for the Simple Average
Estimation of the Common Mode
The S r defined in Equation 4.5 can be rewritten as:
S r =
∑N−1
c=0 S cr
N
=
∑N−1
c=0 S cr
kr
× kr
N
= S r pr (A.1)
where kr is the number of non-zero signals in the row r, the pr = kr/N is the corresponding local
occupancy and the S r is the average of all non-zero signals present in this row r.
Then Equation 4.6 can be rewritten as:
S˜ cr = S cr − S r = S cr − S r pr (A.2)
Taking the average of this relation over all non-zero signals, we get:
S˜ r = S r − prS r = S r(1 − pr)
Hence, using Equations A.1 and A.2 we get the final result how to correct for the bias introduced by
the Simple Average CM estimator:
S cr = S˜ cr +
pr
1 − pr S˜ r
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Appendix B
Online Pedestals Update
The pedestal monitoring can be done on-chip to speed-up the pedestal update. However, it is preferable
to avoid complex solutions due to the limited amount of intelligence that one can implement in a small
ASIC. A way to do it is a simple recursive algorithm, which does not need many processing resources.
It proceeds as follows: if a signal inside the pixel is not found, then its new pedestal value Pt+1 should
be updated using the current input Pt and the previous pedestal Pt−1 according to the Equation:
Pt+1 =
(2n − 1)Pt−1 + Pt
2n
, (B.1)
where n is a memory factor, i.e. it characterizes how long the memory would keep traces of old values
(higher n makes the output result smoother, similar to the sliding average operation).
After rewriting Equation B.1 as Pt+1 = Pt−1 + 2−n(Pt − Pt−1) it is clear that one of the simplest
hardware implementation can be achieved in a straightforward manner using basic bit operations:
Pt+1 = Pt−1 + [(Pt − Pt−1) >> n] , (B.2)
where the >> stands for the bit-wise right shift operator.
This kind of operational mode has been successfully implemented in the FPGA emulation of the DHP
(Chapter 6.1). However, the following arguments have been raised against this option during the digital
design development.
1. Memory factor. Equation B.2 illustrates that to correctly perform the operation, one would
additionally need n bits per pixel1. For example, designing the update mode Pt+1 =
15Pt−1+Pt
16 or
having n=4 with nominal storage of 8 bits per pixel, this translates into 50% memory increase;
having limited area resources this would imply an excessive need of extra area.
2. Pedestal monitoring. The update of the pedestal map on the hardware level implies no know-
ledge about the exact pedestal values by the DAQ. That means it is not possible to reconstruct
the raw data values, which can be very useful to do some additional post-processing, such as
corrections for the digitization non-linearities2.
3. Slow variations. According to the latest prototype tests, the initial fear of having relatively fast
pedestal variations does not confirm. One expects rather stable values on the time scale of hours.
For these reasons, it is planned to keep the chip’s design simple and to update the pedestals values
offline.
1 Otherwise all variations smaller than 2n would be ignored.
2 One of solutions would be to periodically dump the memory content to keep track of pedestals’ time variations.
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Appendix C
DHP Random Triggering
During the PXD readout with estimated frame rate if F f r=50 kHz, the random triggering with a max-
imum rate of Ftr=30 kHz will be used, if the next triggers starts before the end of the previous one,
they are considered as one long trigger. For efficiency estimation purposes, it is important to know, how
much time in percent does such scenario result.
To solve this problem, it is easier to work with time variables:
• Trigger length T = 1/F f r
• Average distance between triggers τ = 1/Ftr
The probability that two consecutive triggers intersect is:
Pi =
∫ T
0
1
τ
e−t/τdt = 1 − e−T/τ (C.1)
accordingly, the probability that two triggers do not intersect is the complementary case:
Pn = P¯i = e−T/τ (C.2)
For the scenario, where two triggers intersect, the average length of the first trigger, before the next
starts, is equal to:
〈Li〉 =
∫ T
0
1
τ te
−t/τdt∫ T
0
1
τe
−t/τdt
= . . . = τ
1 − (1 + T/τ)e−T/τ
1 − e−T/τ (C.3)
otherwise, if triggers did not intersect, the first trigger lasts the time T .
Let us suppose we triggered N times (N is a large number). This lasts on average τN seconds. Among
all these triggers N · Pi of them will intersect, N · Pn will not. The total average length of all triggers
then equals to:
LT = N 〈Li〉 Pi + NT Pn = . . . = τN(1 − e−T/τ) (C.4)
By dividing the result by τN, this gives the required busy factor:
BF =
LT
Nτ
= 1 − e−T/τ = 1 − e−Ftr/F f r (C.5)
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Appendix D
SEU Multiple Hit Estimation
To measure the SEU rate one counts the number of loaded bit-pattern errors in the memory array under
test (the DUT) while exposing it to a particle beam. If the exposure time of the DUT is long, some
memory cells will undergo double or even triple SEU. However, in reality one observes only those
errors whose positions have an uneven SEU multiplicity: meaning that they were hit 1, 3, 5 or more
times(Figure D.1).
Figure D.1: Both grids represent the same memory array. Each memory cell can be hit by an incoming beam with
a certain probability. If this probability is not small, some cells can be hit multiple times (left-hand figure). If each
hit inverts a cell value, only the uneven hit multiplicity can be observed, i.e. 1, 3, 5 etc. times (right-hand figure).
In this case the measured SEU cross-section is smaller than the real one, since double, quadriple etc.
SEU are unseen. In this appendix the necessary correction of how to estimate the real number of errors
from the measured ones will be given.
Let us assume that each cell was hit λ times on average (for our case λ is a product of σS EU and the
beam fluence Φ˙; it is, however, not important for the final result).
Knowing that each SEU event is independent and equiprobable in space and time, the probability that
each memory cell will be hit k times follows the Poisson distribution[86].
p (λ, k) =
λke−λ
k!
(D.1)
An even number of inversions does not change the initial value, an odd inversion multiplicity is seen
as a single inversion.
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p(No Error) = p(λ, 0) + p(λ, 2) + p(λ, 4) + ...
= e−λ
∞∑
k=0
λ2k
(2k)!
= e−λ
eλ + e−λ
2
=
1
2
(
1 + e−2λ
) (D.2)
Hence,
p(Error) = 1 − p(No Error) = 1
2
(
1 − e−2λ
)
(D.3)
Let N be the number of cells in the array (N is large), Em be the measured number of events and Er
the real number of events. From the definition of λ and p(Error):
λ =
Er
N
p(Error) =
Em
N
(D.4)
From Equations D.2 and D.4 one gets the result how to obtain the real hit number from the measured
one:
Er
N
= −1
2
ln
(
1 − 2 Em
N
)
(D.5)
For Equation (D.5) to make sense, the logarithm argument must belong to interval (0,1]. This is
true if Em ∈
[
0, N2
)
. Indeed, the number of measured errors is always less than N2 within statistical
fluctuation region. At very high exposures, then the initial information is overwritten, one expects on
average exactly a half of bits to be wrong. However, for such extreme cases this equation is unreliable.
To visualize Equation (D.5), the plot of the ErN as a function of the
Em
N is drawn in Figure D.2.
From this figure one can see that if the hit occupancy (the ratio between the number of hits and the
total cell number) is lower than 10%, there is only a small difference between measured and real event
numbers, when at 40% there is a difference of a factor of 2. It is explained by the fact that at 10%
occupancy there is a relatively small probability of hit overlay.
One can also observe that the ratio EmN asymptotically tends to 50% while
Er
N tends to infinity.
lim
Er
N →∞
Em
N
= 0.5 (D.6)
As previously said, at high exposures each cell gets a random value after many hits. As result, the
average measured error number reaches its limit value of 50%.
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Figure D.2: Real number of hits as a function of the measured ones. Both quantities normalized to the total
number of cells in the memory array.
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Appendix E
SEU Error Correction Using Hamming Code
In this appendix an example of the extended (8,4)∗-Hamming Error Correcting Code (ECC) will be ex-
plained. This method is short to describe and is easily extensible for longer word lengths. For example,
the (72,64)-Hamming error correcting technique is used in the DHPT 1.0 chip to correct for single error
and detect double error. In literature [87] this kind of ECC is called SECDED codes = Single Error
Correction, Double Error Detection.
For this example, an 8-bit long Hamming encoded word consists of 4 data and 4 parity bits:
• Three parity bits p0, p1 and p2. They are placed in positions 1, 2, 4†. (see Table E.1).
• One total parity bit pt stays in position zero.
• All others are data bits
Bit position
Dec: 0 1 2 3 4 5 6 7
Bin: 000 001 010 011 100 101 110 111
p2:
p1:
p0:
Total parity pt:
Table E.1: The (8,4)-Hamming error correction code. In the first row the positions of the parity bits are painted
in blue. The data bits are painted in gray. In the second row is shown how to calculate p2: it is a parity of data
bits from positions 5, 6 and 7. In two next rows it is shown how the next two parity bits p1 and p0 are calculated.
Finally, the parity pt can be calculated as the total parity of all data and parity bits.
• p2 is the parity of those bits, whose index binary representations have their third bit equal to one,
i.e. 5, 6 and 7.
• p1 is the parity of those bits, whose index binary representations have their second bit equal to
one, i.e. 3, 6, 7.
• p0 is the parity of those bits, whose index binary representations have their first bit equal to one,
i.e. 3, 5, 7.
In general, each parity bit pi calculates the parity of other bits with indexes j whose bitwise AND(i, j) >
0 (Equation E.1)
∗ Eight is the total message length, four is the number of data bits.
† In general for an N-bit long Hamming encoded word containing K parity bits {p0, p1, . . . pk−1} their positions are:
{20, 21, . . . 2k−1}.
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pi =
∑
j>i
b j × [AND(i, j) > 0] (E.1)
The total parity bit pt is calculated at the end, then all other three bit p1, p2, and p3 are known. pt is
equal to the total parity of all other bits in the word, including previously calculated p1, p2, etc. (Equa-
tion E.2)
pt =
∑
j≥1
b j (E.2)
The structure of this technique, it is summarized in Table E.1.
Let us consider an example of data transmission between two users. The sender (Alice) sends a
message to the receiver (Bob). Upon the reception, Bob extracts the parities from the message:
P = {pt, p0, p1, p2}
To be sure that there is no error, he calculates his own parities based on the received data:
P˜ = {p˜t, p˜0, p˜1, p˜2}
Then, he constructs the following vectors that he calls the syndrome:
S = XOR(P, P˜)
It is evident that in absence of an error Bob will find the syndrome value equal to zero, since the
exclusive or operation (XOR) of two same values is zero.
In case of one error Bob will see the syndrome looking like that:
S = {1, x1, x2, x3}
The first bit is one because only one bit-flip changes the total parity. The vector X = {x1, x2, x3} will
indicate the position, where the error took place. Indeed, let us for example suppose that on the bit
position number three was an error. One sees from the Table E.1 that the syndrome will be equal to:
S = {1, 011}, the 011 is the binary representation of three, which is the error’s correct position.
In case of two errors the syndrome looks like this:
S = {0, X}, X , 0
The first bit of the syndrome equals zero since the total parity flips twice and returns to the initial
value. One would be able to state, that two errors (or more) took place, however not knowing where, so
Bob will have to either drop the message or ask Alice to resend it.
This algorithm is easily extensible for longer words. For example (16,11)-Hamming code with the
word length of 16. Here one would need one additional parity bit p4, with the total number of parity
bits equal to 5 and 11 data bits.
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